FPGA-based high-performance time-to-digital converters by utilizing multi-channels looped carry chains

Time-to-digital converters (TDCs) are core components in many applications and numerous works on this theme have been conducted in recent years. For field programmable gate array (FPGA) based TDCs, their overall performance are still not satisfying when compared with application specific integrated circuit (ASIC) based TDCs. We propose multi-channels looped carry chain TDC architecture in this paper in order to narrow down the performance gap between FPGAs and ASICs. An example TDC prototype implemented on a Stratix III FPGA chip by using the proposed method achieves the resolution below 20 ps, the precision root mean square (RMS) below 15 ps, and the differential non-linearity (DNL) and integral non-linearity (INL) within the range of 2 least significant bit (LSB) peak-to-peak value. This performance is very competitive among all existing FPGA-based designs and close to some ASIC-based TDCs.

[1]  J. Kalisz,et al.  Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution , 1997 .

[2]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[3]  Xiangyu Li,et al.  A High-Linearity, Ring-Oscillator-Based, Vernier Time-to-Digital Converter Utilizing Carry Chains in FPGAs , 2017, IEEE Transactions on Nuclear Science.

[4]  Alberto Tosi,et al.  A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Xiangyu Li,et al.  Toward Implementing Multichannels, Ring-Oscillator-Based, Vernier Time-to-Digital Converter in FPGAs: Key Design Points and Construction Method , 2017, IEEE Transactions on Radiation and Plasma Medical Sciences.

[6]  Jinyuan Wu,et al.  The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.

[7]  Jinyuan Wu,et al.  Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA) , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[8]  Xiangyu Li,et al.  A high-resolution programmable Vernier delay generator based on carry chains in FPGA. , 2017, The Review of scientific instruments.

[9]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[10]  Shubin Liu,et al.  A 1.7 ps Equivalent Bin Size and 4.2 ps RMS FPGA TDC Based on Multichain Measurements Averaging Method , 2015, IEEE Transactions on Nuclear Science.