A compact low-noise weighted distributed amplifier in CMOS

The noise figure (NF) of a front-end low-noise amplifier (LNA) places a lower bound on the sensitivity of a receiver. In a conventional LNA, there is a trade-off between the intrinsic input capacitance of the input transistors and the achievable bandwidth (BW) of the amplifier. This makes it necessary to use smaller transistors at higher gate overdrive voltages to simultaneously achieve greater BW and better NF. Unfortunately, biasing the transistor in this fashion yields a power-inefficient design. Furthermore, the need for a smaller capacitance presents a challenge to electrostatic discharge (ESD) protection of the input due to its added capacitance.

[1]  J.R. Long,et al.  A 1.2 V Reactive-Feedback 3.1–10.6 GHz Low-Noise Amplifier in 0.13 $\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.

[2]  A. Hajimiri,et al.  Bandwidth enhancement for transimpedance amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[3]  Dimitri Linten,et al.  An ESD-Protected DC-to-6GHz 9.7mW LNA in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Shen-Iuan Liu,et al.  A Broadband Noise-Canceling CMOS LNA for 3.1–10.6-GHz UWB Receivers , 2007, IEEE Journal of Solid-State Circuits.

[5]  Stefan Back Andersson,et al.  A 1.4V 25mW Inductorless Wideband LNA in 0.13/spl mu/m CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  P. Heydari,et al.  Design and Analysis of a Performance-Optimized CMOS UWB Distributed LNA , 2007, IEEE Journal of Solid-State Circuits.