Comparison of VLSI architectures for a WLAN OFDM transmitter with interpolation filters

This paper introduces two efficient computational techniques for orthogonal frequency division multiplexing (OFDM) based transmitter design with interpolation filters and discusses the corresponding VLSI architecture issues. The proposed technique is demonstrated by detailing the implementation of a 64-point, radix-24 SDF FFT in combination with digital interpolation filters. By exploiting the redundancy into the cyclic prefix part of the OFDM symbol, the computational load of the transmitter is reduced by approximately 20% for the IEEE 802.11 WLAN standard. The first technique outperforms the second one regarding the number of operations, while the second one is more appealing for applications where required area is an issue.

[1]  Michael Faulkner,et al.  The effect of filtering on the performance of OFDM systems , 2000, IEEE Trans. Veh. Technol..

[2]  Jung-yeol Oh,et al.  Area and power efficient pipeline FFT algorithm , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[3]  Vassilis Paliouras,et al.  A computational technique and a VLSI architecture for digital pulse shaping in OFDM modems , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Alan V. Oppenheim,et al.  Discrete-Time Signal Pro-cessing , 1989 .

[5]  P. Vaidyanathan.  Multirate Systems And Filter Banks , 1992 .

[6]  Michael Faulkner,et al.  Comparison of three interpolator designs for use in OFDM transmitters , 2006 .

[7]  Shousheng He,et al.  Design and implementation of a 1024-point pipeline FFT processor , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).