Embedded Transitive Closure Network for Runtime Deadlock Detection in Networks-on-Chip
暂无分享,去创建一个
[1] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .
[2] Terrence S. T. Mak,et al. Run-time deadlock detection in networks-on-chip using coupled transitive closure networks , 2011, 2011 Design, Automation & Test in Europe.
[3] Timothy Mark Pinkston,et al. DISHA: a deadlock recovery scheme for fully adaptive routing , 1995, Proceedings of 9th International Parallel Processing Symposium.
[4] William J. Dally,et al. Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.
[5] Xin-She Yang,et al. Introduction to Algorithms , 2021, Nature-Inspired Optimization Algorithms.
[6] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[7] Ge-Ming Chiu,et al. The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..
[8] Soojung Lee. A deadlock detection mechanism for true fully adaptive routing in regular wormhole networks , 2007, Comput. Commun..
[9] Sun-Yuan Kung,et al. Optimal Systolic Design for the Transitive Closure and the Shortest Path Problems , 1987, IEEE Transactions on Computers.
[10] José Duato,et al. FC3D: Flow Control-Based Distributed Deadlock Detection Mechanism for True Fully Adaptive Routing in Wormhole Networks , 2003, IEEE Trans. Parallel Distributed Syst..
[11] Andrew A. Chien,et al. Compressionless routing: a framework for adaptive and fault-tolerant routing , 1994, ISCA '94.
[12] Timothy Mark Pinkston,et al. Characterization of deadlocks in interconnection networks , 1997, Proceedings 11th International Parallel Processing Symposium.
[13] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[14] Dilip Sarkar,et al. Design of Optimal Systolic Algorithms for the Transitive Closure Problem , 1992, IEEE Trans. Computers.
[15] José Duato,et al. A Cost-Effective Approach to Deadlock Handling in Wormhole Networks , 2001, IEEE Trans. Parallel Distributed Syst..
[16] Radu Marculescu,et al. "It's a small world after all": NoC performance optimization via long-range link insertion , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[17] Vincenzo Catania,et al. Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip , 2008, IEEE Transactions on Computers.
[18] K. P. Lam,et al. Closed semiring connectionist network for the Bellman-Ford computation , 1996 .
[19] Lionel M. Ni,et al. A survey of wormhole routing techniques in direct networks , 1993, Computer.
[20] Andreas Herkersdorf,et al. Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.
[21] Partha Pratim Pande,et al. High-throughput switch-based interconnect for future SoCs , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..
[22] Sudhakar Yalamanchili,et al. Interconnection Networks: An Engineering Approach , 2002 .
[23] José Duato,et al. Generalized theory for deadlock-free adaptive wormhole routing and its application to Disha Concurrent , 1996, Proceedings of International Conference on Parallel Processing.
[24] Wayne Luk,et al. Adaptive Routing in Network-on-Chips Using a Dynamic-Programming Network , 2011, IEEE Transactions on Industrial Electronics.
[25] Lionel M. Ni,et al. The turn model for adaptive routing , 1992, ISCA '92.
[26] Wayne Luk,et al. A DP-network for optimal dynamic routing in network-on-chip , 2009, CODES+ISSS '09.
[27] S. Borkar,et al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.