Electron transport in multigate In x Ga 1-x as nanowire FETs: from diffusive to ballistic regimes at room temperature.

The III-V semiconductors such as In x Ga 1-x As (x = 0.53-0.70) have attracted significant interest in the context of low power digital complementary metal-oxide-semiconductor (CMOS) technology due to their superior transport properties. However, top-down patterning of III-V semiconductor thin films into strongly confined quasi-one-dimensional (1D) nanowire geometries can potentially degrade the transport properties. To date, few reports exist regarding transport measurement in multigate nanowire structures. In this work, we report a novel methodology for characterizing electron transport in III-V multigate nanowire field effect transistors (NWFETs). We demonstrate multigate NWFETs integrated with probe electrodes in Hall Bridge geometry to enable four-point measurements of both longitudinal and transverse resistance. This allows for the first time accurate extraction of Hall mobility and its dependence on carrier concentration in III-V NWFETs. Furthermore, it is shown that by implementing parallel arrays of nanowires, it is possible to enhance the signal-to-noise ratio of the measurement, enabling more reliable measurement of Hall voltage (carrier concentration) and, hence, mobility. We characterize the mobility for various nanowire widths down to 40 nm and observe a monotonic reduction in mobility compared to planar devices. Despite this reduction, III-V NWFET mobility is shown to outperform state-of-the-art strained silicon NWFETs. Finally, we demonstrate evidence of room -temperature ballistic transport, a desirable property in the context of short channel transistors, in strongly confined III-V nanowire junctions using magneto-transport measurements in a nanoscale Hall-cross structure.

[1]  C. Kane,et al.  Topological Insulators , 2019, Electromagnetic Anisotropy and Bianisotropy.

[2]  H. L. Stormer,et al.  Four-terminal resistance of a ballistic quantum wire , 2001, Nature.

[3]  Joshua E-Y Lee,et al.  Diameter dependence of electron mobility in InGaAs nanowires , 2013 .

[4]  G. Dorda,et al.  New Method for High-Accuracy Determination of the Fine-Structure Constant Based on Quantized Hall Resistance , 1980 .

[5]  Lars Samuelson,et al.  Spatially resolved Hall effect measurement in a single semiconductor nanowire. , 2012, Nature nanotechnology.

[6]  D. Vasileska,et al.  Electron transport in silicon nanowires: The role of acoustic phonon confinement and surface roughness scattering , 2008, 0806.4323.

[7]  T. Fukui,et al.  A III–V nanowire channel on silicon for high-performance vertical transistors , 2012, Nature.

[8]  R. Chau,et al.  Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004, IEEE Transactions on Nanotechnology.

[9]  Yize Jin,et al.  Topological insulators , 2014, Topology in Condensed Matter.

[10]  Zhiyong Fan,et al.  Diameter-dependent electron mobility of InAs nanowires. , 2009, Nano letters.

[11]  S. Banerjee,et al.  Hall mobility measurements in enhancement-mode GaAs field-effect transistors with Al2 O3 gate dielectric , 2010 .

[12]  Mark Lundstrom,et al.  Ballistic transport in high electron mobility transistors , 2003 .

[13]  D. A. Antoniadis,et al.  Sub-30 nm InAs Quantum-Well MOSFETs with self-aligned metal contacts and Sub-1 nm EOT HfO2 insulator , 2012, 2012 International Electron Devices Meeting.

[14]  R. Kotlyar,et al.  Assessment of room-temperature phonon-limited mobility in gated silicon nanowires , 2004 .

[15]  S. Trellenkamp,et al.  Hall effect measurements on InAs nanowires , 2012 .

[16]  Lidija Sekaric,et al.  Measurement of carrier mobility in silicon nanowires. , 2008, Nano letters.

[17]  Y. T. Chen,et al.  Quantification of interfacial state density (Dit) at the high-k/III-V interface based on Hall effect measurements , 2012 .

[18]  S. Deleonibus,et al.  Size dependence of surface-roughness-limited mobility in Silicon nanowire FETs , 2008, 2008 IEEE Silicon Nanoelectronics Workshop.

[19]  J. Alamo.  Nanometre-scale electronics with III–V compound semiconductors , 2011, Nature.

[20]  Lars-Erik Wernersson,et al.  Single InAs/GaSb nanowire low-power CMOS inverter. , 2012, Nano letters.

[21]  R. Chau,et al.  Carrier Transport in High-Mobility III–V Quantum-Well Transistors and Performance Impact for High-Speed Low-Power Logic Applications , 2008, IEEE Electron Device Letters.

[22]  K. Novoselov,et al.  Micrometer-scale ballistic transport in encapsulated graphene at room temperature. , 2011, Nano letters.

[23]  Jing Guo,et al.  Ballistic Inas Nanowire Transistors , 2022 .

[24]  M. Lundstrom,et al.  Ballistic carbon nanotube field-effect transistors , 2003, Nature.

[25]  G. Dewey,et al.  Electrostatics improvement in 3-D tri-gate over ultra-thin body planar InGaAs quantum well field effect transistors with high-K gate dielectric and scaled gate-to-drain/gate-to-source separation , 2011, 2011 International Electron Devices Meeting.

[26]  Mark S. Lundstrom,et al.  APPLIED PHYSICS: Enhanced: Moore's Law Forever? , 2003 .

[27]  D. C. Tsui,et al.  Two-Dimensional Magnetotransport in the Extreme Quantum Limit , 1982 .

[28]  Song Jin,et al.  A general method to measure the Hall effect in nanowires: examples of FeS2 and MnSi. , 2013, Nano letters.