Effect of Gate and Channel Engineering on Digital Performance Parameters Using Tied (3T) and Independent (4T) Double Gate MOSFETs

Noise margin and delay are main concern to VLSI circuit designers along with the device scaling. Therefore, in this paper, the work on various double gate NMOS structures employing gate and channel engineering like gate stack, halo implant and work function engineering is presented. The comparison of threshold voltage, ON and OFF current of various device structures has been performed. Further, D.C. And transient analysis of resistive load inverter circuit using these devices have been investigated. Noise margin and delay of these circuits are also compared. In addition, Tied (3T) and independent (4T) gate configurations are also compared at device and circuit level. The result shows that the Tri-material gate stack (GS-TM) configuration is best structure suited for circuit design. The simulation and parameter extraction have been done using TCAD Silva co simulator.

[1]  Prasanna Kumar Sahu,et al.  Symmetric DG-MOSFET With Gate and Channel Engineering: A 2-D Simulation Study , 2013 .

[2]  Anco Heringa,et al.  Analysis of the subthreshold current of pocket or halo-implanted nMOSFETs , 2006, IEEE Transactions on Electron Devices.

[3]  Ranka Deepesh,et al.  Performance Analysis of FD-SOI MOSFET with Different Gate Spacer Dielectric , 2011 .

[4]  M. Saxena,et al.  Dual Material Double-Layer Gate Stack SON MOSFET: A Novel Architecture for Enhanced Analog Performance—Part I: Impact of Gate Metal Workfunction Engineering , 2008, IEEE Transactions on Electron Devices.

[5]  S. K. Mohapatra,et al.  Linearity and analog performance analysis in GSDG-MOSFET with gate and channel engineering , 2014, 2014 Annual IEEE India Conference (INDICON).

[6]  Sarunya Bangsaruntip,et al.  Universality of Short-Channel Effects in Undoped-Body Silicon Nanowire MOSFETs , 2010, IEEE Electron Device Letters.

[7]  Kazi Main Uddin Ahmed,et al.  Performance Analysis of Dg Mosfets With High-K Stack On Top & Bottom Gate , 2012 .

[8]  Ramesh Vaddi,et al.  SDG vs ADG with tied and independent gate options in the subthreshold logic for ultra low power applications , 2009, 2009 2nd International Workshop on Electron Devices and Semiconductor Technology.

[9]  Ramesh Vaddi,et al.  Ultra-low power high efficient rectifiers with 3T/4T double-gate MOSFETs for RFID applications , 2011, 2011 International Symposium on Integrated Circuits.

[10]  Yang‐Kyu Choi,et al.  Universal Potential Model in Tied and Separated Double-Gate MOSFETs With Consideration of Symmetric and Asymmetric Structure , 2008, IEEE Transactions on Electron Devices.

[11]  Myzafere Limani,et al.  Role of driver and load transistor (MOSFET) parameters on pseudo-NMOS logic design , 2010 .

[12]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .