Test input generation for supply current testing of bridging faults in bipolar combinational logic circuits

A test input generation algorithm for supply current tests is proposed to detect bridging faults in bipolar combinational circuits. By using the algorithm, test input vectors are derived for ISCAS-85 benchmark circuits, which are implemented on printed boards. It is shown by the test generation that more faults in bipolar circuits can be detected with a smaller number of test input vectors than a conventional test method based on output logic values.

[1]  Masaki Hashizume,et al.  Algorithmic test generation for supply current testing of TTL combinational circuits , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).

[2]  Jerry Soden,et al.  Test Considerations for Gate Oxide Shorts in CMOS ICs , 1986, IEEE Design & Test of Computers.

[3]  Steven D. McEuen.  IDDq benefits (digital CMOS testing) , 1991, Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's.

[4]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[5]  Masaki Hashizume,et al.  Random test input generation for supply current testing of TTL combinational circuits , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[6]  S. D. Millman,et al.  Accurate modeling and simulation of bridging faults , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[7]  M. Hashizume,et al.  A current sensing circuit for feedback bridging faults , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.

[8]  Tracy Larrabee,et al.  Test Pattern Generation for Realistic Bridge Faults in CMOS ICs , 1991, 1991, Proceedings. International Test Conference.

[9]  J. Figueras,et al.  Test generation with high coverages for quiescent current test of bridging faults in combinational circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[10]  Janak H. Patel,et al.  Fast and accurate CMOS bridging fault simulation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[11]  S. M. Menon,et al.  Modelling and analysis of bridging faults in emitter-coupled logic (ECL) circuits , 1993 .