Integration of non-classical faults in standard March tests
暂无分享,去创建一个
[1] Edward J. McCluskey,et al. Design for Autonomous Test , 1981, IEEE Transactions on Computers.
[2] Douglas W. Stout,et al. Boundary-scan design principles for efficient LSSD ASIC testing , 1990 .
[3] Manoj Sachdev. Test and testability techniques for open defects in RAM address decoders , 1996, Proceedings ED&TC European Design and Test Conference.
[4] E. S. Cooley,et al. False write through and un-restored write electrical level fault models for SRAMs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).
[5] A. J. van de Goor,et al. Testing Semiconductor Memories: Theory and Practice , 1998 .
[6] T. W. Williams,et al. Detection of CMOS address decoder open faults with March and pseudo random memory tests , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[7] Ad J. van de Goor,et al. March tests for word-oriented memories , 1998, Proceedings Design, Automation and Test in Europe.