Comparison of open and resistive-open defect test conditions in SRAM address decoders

This paper presents a comparative analysis of open (ADOF: Address Decoder Open Fault) and resistive open defects in address decoders of embedded-SRAMs. Such defects are the primary target of this study because they are notoriously hard-to-detect faults. In particular, we consider dynamic defects which may appear in the transistor parallel plane of address decoders. From this study, we show that test conditions required for ADOFs testing (sensitization and observation) can be partially used also for resistive open defect testing.

[1]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[2]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[3]  Ad J. van de Goor,et al.  Tests for resistive and capacitive defects in address decoders , 2001, Proceedings 10th Asian Test Symposium.

[4]  R. Dean Adams,et al.  High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test , 2002 .

[5]  Rosa Rodríguez-Montañés,et al.  Resistance characterization for weak open defects , 2002, IEEE Design & Test of Computers.

[6]  Manoj Sachdev.  Test and testability techniques for open defects in RAM address decoders , 1996, Proceedings ED&TC European Design and Test Conference.

[7]  Manoj Sachdev.  Open Defects in CMOS RAM Address Decoders , 1997, IEEE Des. Test Comput..

[8]  Ad J. van de Goor,et al.  Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[9]  Sungju Park,et al.  A microcode-based memory BIST implementing modified march algorithm , 2001, Proceedings 10th Asian Test Symposium.

[10]  Emil Gizdarski.  Detection of Delay Faults in Memory Address Decoders , 2000, J. Electron. Test..

[11]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[12]  T. W. Williams,et al.  Detection of CMOS address decoder open faults with March and pseudo random memory tests , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[13]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .