Thin-film quasi-SOI power MOSFET fabricated by reversed silicon wafer direct bonding

A quasi-SOI power MOSFET has been fabricated by reversed silicon wafer direct bonding. In this power MOSFET, the buried oxide under the channel and source regions is removed and the channel region is directly connected to the source body contact electrode to reduce the base resistance of the parasitic npn bipolar transistor. The quasi-SOI power MOSFET can suppress the parasitic bipolar action and shows lower specific on-resistance than that of the conventional SOI power MOSFET. The fabricated chip level quasi-SOI power MOSFET shows the specific on-resistance of 86 m/spl Omega//spl middot/mm/sup 2/ and on-state breakdown voltage of 30 V.

[1]  M. Nagata,et al.  Thermal stability and secondary breakdown in planar power MOSFET's , 1980, IEEE Transactions on Electron Devices.

[2]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[3]  S. Mukherjee,et al.  Realization of high breakdown voltage (>700 V) in thin SOI devices , 1991, [1991] Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs.

[4]  J. Colinge.  Silicon-on-Insulator Technology , 1991 .

[5]  Qin Lu,et al.  Novel high-voltage silicon-on-insulator MOSFETs , 1992 .

[6]  J. Plummer,et al.  SOI LIGBT devices with a dual P-well implant for improved latching characteristics , 1993, [1993] Proceedings of the 5th International Symposium on Power Semiconductor Devices and ICs.

[7]  Giga-bit DRAM cells with low capacitance and low resistance bit-lines on buried MOSFETs and capacitors by using bonded SOI technology-reversed stacked capacitor (RSTC) cell , 1995, Proceedings of International Electron Devices Meeting.

[8]  T. Yachi,et al.  A new high-performance lateral insulated gate bipolar transistor formed on Quasi-SOI , 1995, IEEE Electron Device Letters.

[9]  Yoshihiro Yamaguchi,et al.  High voltage BiCDMOS technology on bonded 2 /spl mu/m SOI integrating vertical npn pnp, 60 V-LDMOS and MPU, capable of 200/spl deg/C operation , 1995, Proceedings of International Electron Devices Meeting.

[10]  T. Yachi,et al.  Fully depleted 30-V-class thin-film SOI power MOSFET , 1995, Proceedings of International Electron Devices Meeting.

[11]  Il-Jung Kim,et al.  Device characteristics of a 30-V-class thin-film SOI power MOSFET , 1996 .

[12]  Hot-Carrier Effect of an Ultra-Thin-Film SOI Power MOSFET , 1996 .