Classification of single and double-gate nanoscale MOSFET with different dielectrics from electrical characteristics using soft computing techniques

[1]  M. Pandey,et al.  Design Device for Subthreshold Slope in DG Fully Depleted SOI MOSFET , 2017 .

[2]  Yogesh Pratap,et al.  Effect of high-k and vacuum dielectrics as gate stack on a junctionless cylindrical surrounding gate (JL-CSG) MOSFET , 2016 .

[3]  Diana Adler,et al.  Electronic Transport In Mesoscopic Systems , 2016 .

[4]  S. Braunstein,et al.  Quantum decision tree classifier , 2014, Quantum Inf. Process..

[5]  Yu Cao,et al.  Numerical study on effects of random dopant fluctuation in double gate tunneling FET , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.

[6]  E. A. Zanaty,et al.  Support Vector Machines (SVMs) versus Multilayer Perception (MLP) in data classification , 2012 .

[7]  Louis ten Bosch,et al.  Knowledge-based Quadratic Discriminant Analysis for phonetic classification , 2012, ICASSP.

[8]  Jianhua Xu,et al.  Multi-Label Weighted k-Nearest Neighbor Classifier with Adaptive Weight Estimation , 2011, ICONIP.

[9]  Milan Zorman,et al.  Border Pairs Method - constructive MLP learning classification algorithm , 2011, Neurocomputing.

[10]  Jack Y. Yang,et al.  A comparative study of different machine learning methods on microarray gene expression data , 2008, BMC Genomics.

[11]  Mikel Penagarikano,et al.  FEATURE SELECTION VS. FEATURE TRANSFORMATION IN REDUCING DIMENSIONALITY FOR SPEAKER RECOGNITION , 2008 .

[12]  Jian Pei,et al.  Mining Frequent Patterns without Candidate Generation: A Frequent-Pattern Tree Approach , 2006, Sixth IEEE International Conference on Data Mining - Workshops (ICDMW'06).

[13]  Xinnan Lin,et al.  Characterization of double gate MOSFETs fabricated by a simple method on a recrystallized silicon film , 2004 .

[14]  Kenichi Ishii,et al.  Fabrication of ultrathin Si Channel Wall For Vertical Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor (DG MOSFET) by Using Ion-Bombardment-Retarded Etching (IBRE) , 2003 .

[15]  J. Benedict,et al.  Two gates are better than one [double-gate MOSFET process] , 2003, IEEE Circuits and Devices Magazine.

[16]  E. Tsoi,et al.  Reduction of the reverse short channel effect in thick SOI MOSFET's , 1997, IEEE Electron Device Letters.

[17]  Tomasz Imielinski,et al.  Database Mining: A Performance Perspective , 1993, IEEE Trans. Knowl. Data Eng..

[18]  Tomasz Imielinski,et al.  An Interval Classifier for Database Mining Applications , 1992, VLDB.