Comparison of reduced-order interconnect macromodels for time-domain simulation

A typical integrated-circuit model consists of nonlinear transistor models and large linear RLC networks describing the interconnects. During the last decade, various model-reduction algorithms have been developed for replacing each RLC network with an approximately equivalent, but much smaller, model. Since these reduced-order models are described in the frequency domain, they have to be linked to the transient analysis of the whole nonlinear circuit, which can be done by replacing these models with appropriate macromodels. In the interconnect literature, the actual macromodel realization, which has a great impact on the transient-simulation CPU time, is often overlooked. This paper presents a comprehensive comparison of nine reduced-order interconnect macromodels for time-domain simulation: the macromodels are reviewed, presented in a unified manner, and compared both theoretically and numerically. Since we have implemented all the nine macromodels into the APLAC circuit simulation and design tool, we are able to present a fair and meaningful CPU-time comparison.

[1]  Fung-Yuel Chang,et al.  Transient simulation of frequency-dependent nonuniform coupled lossy transmission lines , 1994 .

[2]  Timo Palenius,et al.  Comparison of reduced-order interconnect macromodels for time-domain simulation , 2002, IEEE Transactions on Microwave Theory and Techniques.

[3]  I. Elfadel,et al.  A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks , 1997, ICCAD 1997.

[4]  Michel S. Nakhla,et al.  Analysis of interconnect networks using complex frequency hopping (CFH) , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  P. Feldmann,et al.  The SyMPVL algorithm and its applications to interconnect simulation , 1997, SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest.

[6]  Ramachandra Achar,et al.  Simulation of high-speed interconnects , 2001, Proc. IEEE.

[7]  Michel Nakhla,et al.  Passive interconnect reduction algorithm for distributed/measured networks , 2000 .

[8]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[9]  Murat Dinç.  PSpice Subcircuits for Passive Reduced Order Interconnect Models , 2001 .

[10]  Ronald A. Rohrer,et al.  Interconnect simulation with asymptotic waveform evaluation (AWE) , 1992 .

[11]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  M.L. Liou,et al.  Computer-aided analysis of electronic circuits: Algorithms and computational techniques , 1977, Proceedings of the IEEE.

[13]  Y. Liu,et al.  Ftd: frequency to time domain conversion for reduced-order interconnect simulation , 2001 .

[14]  Ying Liu,et al.  ftd: an exact frequency to time domain conversion for reduced order RLC interconnect models , 1998, DAC.

[15]  H. A. Luther,et al.  Applied numerical methods , 1969 .

[16]  Yungseon Eo,et al.  Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Harold Shichman,et al.  Integration System of a Nonlinear Network- Analysis Program , 1970 .

[18]  A. Kamo,et al.  Noise analysis of power/ground planes on PCB by SPICE-like simulator with model order reduction technique , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[19]  Bernard N. Sheehan.  ENOR: model order reduction of RLC circuits using nodal equations for efficient factorization , 1999, DAC '99.

[20]  Andrew T. Yang,et al.  Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Zhen Mu.  Applications of complex frequency hopping method in PCB signal integrity simulation , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[22]  Albert E. Ruehli,et al.  The modified nodal approach to network analysis , 1975 .

[23]  Lawrence T. Pileggi,et al.  Time-domain macromodels for VLSI interconnect analysis , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Larry Pileggi,et al.  IC Interconnect Analysis , 2002 .

[25]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[26]  Janne Roos,et al.  Simple reduced-order macromodels with PRIMA , 2002, 9th International Conference on Electronics, Circuits and Systems.

[27]  Michel S. Nakhla,et al.  Delay and crosstalk simulation of high-speed VLSI interconnects with nonlinear terminations , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  H. Shichman,et al.  Integration system of a nonlinear transient network-analysis program , 1970 .

[29]  Janne Roos,et al.  An efficient reduced-order interconnect macromodel for time-domain simulation , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[30]  Andrew T. Yang,et al.  Preservation of passivity during RLC network reduction via split congruence transformations , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..