Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS
暂无分享,去创建一个
[1] Behzad Razavi,et al. A 3-ghz 25-mw Cmos Phase-locked Loop , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.
[2] Charles G. Sodini,et al. A 200-MHz CMOS phase-locked loop with dual phase detectors , 1989 .
[3] Z. Wang,et al. A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance , 1991 .
[4] Y. G. Wey,et al. Room temperature 0.1 /spl mu/m CMOS technology with 11.8 ps gate delay , 1993, Proceedings of IEEE International Electron Devices Meeting.
[5] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[6] Yasuhisa Omura,et al. Low-power 1/2 frequency dividers using 0.1- mu m CMOS circuits built with ultrathin SIMOX substrates , 1993 .
[7] Ran-Hong Yan,et al. A 13.4-GHz CMOS frequency divider , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[8] Charles G. Sodini,et al. A 200 MHz CMOS phase-locked loop with dual phase detectors , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[9] K. F. Lee,et al. Impact of distributed gate resistance on the performance of MOS devices , 1994 .
[10] H. Grubin. The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.