论文信息 - A circuit design based approach for 1/f-noise reduction in linear analog CMOS IC's

A circuit design based approach for 1/f-noise reduction in linear analog CMOS IC's

A new circuit design based approach for 1/f noise reduction in linear analog CMOS circuits is presented using a device physics based effect. Compared to a reference circuit, a threefold reduction (5 dB) at 10 Hz in 1/f noise is achieved for an operational amplifier designed in a standard 0.12 /spl mu/m, 1.5 V CMOS technology.

[1] E. Klumperink,et al. Reducing MOSFET 1/f noise and power consumption by switched biasing , 1999, IEEE Journal of Solid-State Circuits.

[2] Gabor C. Temes,et al. Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[3] Y. Nemirovsky,et al. 1/ f noise reduction of metal‐oxide‐semiconductor transistors by cycling from inversion to accumulation , 1991 .

[4] Eddy Simoen,et al. The decrease of ‘‘random telegraph signal’’ noise in metal‐oxide‐semiconductor field‐effect transistors when cycled from inversion to accumulation , 1992 .