A highly efficient CMOS line driver with 80-dB linearity for ISDN U-interface applications

A line driver with a high-swing output stage is reported. The prototype, in a 0.9- mu m CMOS technology, is capable of delivering 9 V/sub pp-diff/ with 80 dB linearity operating from a single 9 V/sub pp-diff/ 5 V supply. The nearly rail-to-rail voltage swing results in 30% to 40% power reduction. The line driver prototype is operated from a single 5-V supply and occupies an active area of 0.63 mm/sup 2/ in a 0.9- mu m CMOS technology. The measured output spectrum in response to a 40-kHz sinusoid exhibits a third harmonic distortion component at the -83 dB level for 7 V/sub pp-diff/ output voltage. The total harmonic distortion as a function of output voltage is shown. Excellent linearity is maintained up to the onset of clipping (rail-to-rail voltage swing), even under the worst-case load. >

[1]  Rinaldo Castello,et al.  A -78dB THD 100 /spl Omega/ Differential Driver For ISDN Applications , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  C. Stacey,et al.  Mixed digital/analog signal processing for a single-chip 251Q U interface transceiver , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[3]  H. Khorramabadi.  A CMOS Line Driver With 80DB Linearity For ISDN Applications , 1991, 1991 Symposium on VLSI Circuits.

[4]  K. Nagaraj.  Large-swing CMOS buffer amplifier , 1989 .

[5]  P. Gray,et al.  High-frequency CMOS switched-capacitor filters for communications application , 1983 .

[6]  H. Khorramabadi.  A CMOS line driver with 80-dB linearity for ISDN applications , 1992 .

[7]  J.A. Fisher.  A high-performance CMOS power amplifier , 1985, IEEE Journal of Solid-State Circuits.

[8]  R. Niggebaum,et al.  2B1Q transceiver for the ISDN subscriber loop , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[9]  K. E. Brehmer,et al.  Large swing CMOS power amplifier , 1983 .

[10]  R. P. Colbeck,et al.  A single-chip 2B1Q U-interface transceiver , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[11]  P.R. Gray,et al.  A programmable CMOS dual channel interface processor for telecommunications applications , 1984, IEEE Journal of Solid-State Circuits.

[12]  J. Kumar,et al.  An ANSI standard ISDN transceiver chip set , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[13]  Y. Takahashi,et al.  An ISDN echo-cancelling transceiver chip for 2B1Q coded U-interface , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[14]  Daniel Sallaerts,et al.  A single-chip U-interface transceiver for ISDN , 1987 .

[15]  J. Fisher,et al.  A Highly Linear CMOS Buffer Amplifier , 1987, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[16]  J. Kumar,et al.  A Single-chip Ansi Standard Isdn U-interface Transceiver , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.