VLSI Layout Compaction with Grid and Mixed Constraints
暂无分享,去创建一个
[1] Yuh-Zen Liao,et al. PSI: A Symbolic Layout System , 1984, IBM J. Res. Dev..
[2] Hiroyuki Watanabe,et al. Graph-Optimization Techniques for IC Layout and Compaction , 1983, DAC 1983.
[3] Chak-Kuen Wong,et al. An algorithm for optimal two-dimensional compaction of VLSI layouts , 1983, Integr..
[4] Alberto Sangiovanni-Vincentelli,et al. Two-Dimensional Compaction by 'Zone Refining' , 1986, DAC 1986.
[5] A. J. Korenjak,et al. FLOSS: an approach to automated layout for high-volume designs , 1988, 25 years of DAC.
[6] C. Y. Lee. An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..
[7] Chak-Kuen Wong,et al. An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.