CASSER: A Closed-Form Analysis Framework for Statistical Soft Error Rate

CMOS designs in the deep submicrometer era require statistical methods to accurately estimate the circuit soft error rate (SER). However, process variation increases the complexity of statistical characteristics related to transient faults, leading to considerable uncertainty in the behavior of soft errors. Regardless of the methods used, current statistical SER (SSER) frameworks invariably involve a tradeoff between accuracy and efficiency. This paper presents accurate cell models in first-order closed form to overcome this problem, thereby enabling the analysis of SSERs in a block-based fashion similar to statistical static timing analysis. These cell models are derived as a closed form in the proposed framework named CASSER, and remain precise under the assumption of a normal distribution for the process parameters. Experimental results demonstrate the efficiency (> 2-order times faster than the latest framework) and accuracy ( error) of CASSER in estimating circuit SERs, when compared with the Monte Carlo SPICE simulation.

[1]  B.L. Bhuva,et al.  Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.

[2]  P. Hazucha,et al.  Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .

[3]  A. Johnston.  Scaling and Technology Issues for Soft Error Rates , 2000 .

[4]  C. E. Clark.  The Greatest of a Finite Set of Random Variables , 1961 .

[5]  M. Cain.  The Moment-Generating Function of the Minimum of Bivariate Normal Random Variables , 1994 .

[6]  Bin Zhang,et al.  FASER: fast analysis of soft error susceptibility for cell-based designs , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[7]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[8]  C. Metra,et al.  A model for transient fault propagation in combinatorial logic , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[9]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[10]  R. Baumann.  The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction , 2002, Digest. International Electron Devices Meeting,.

[11]  K. Ravindran,et al.  First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Natesan Venkateswaran,et al.  First-Order Incremental Block-Based Statistical Timing Analysis , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Janak H. Patel,et al.  A logic-level model for /spl alpha/-particle hits in CMOS circuits , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[14]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[15]  Diana Marculescu,et al.  Process variability-aware transient fault modeling and analysis , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[16]  David Blaauw,et al.  An Efficient Static Algorithm for Computing the Soft Error Rates of Combinational Circuits , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[17]  Diana Marculescu,et al.  MARS-C: modeling and reduction of soft errors in combinational circuits , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[18]  Kartik Mohanram,et al.  Closed-form simulation and robustness models for SEU-tolerant design , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[19]  Abhijit Chatterjee,et al.  Accurate Linear Model for SET Critical Charge Estimation , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Charles H.-P. Wen,et al.  Accurate statistical soft error rate (SSER) analysis using a quasi-Monte Carlo framework with quality cell models , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[21]  Shubhendu S. Mukherjee,et al.  Detailed design and evaluation of redundant multi-threading alternatives , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.

[22]  Narayanan Vijaykrishnan,et al.  SEAT-LA: a soft error analysis tool for combinational logic , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[23]  Narayanan Vijaykrishnan,et al.  Variation Impact on SER of Combinational Circuits , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[24]  L. J. Bain,et al.  Introduction to Probability and Mathematical Statistics , 1987 .

[25]  John P. Hayes,et al.  On the role of timing masking in reliable logic circuit design , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[26]  Katsumi Homma,et al.  Pre-layout delay calculation specification for CMOS ASIC libraries , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[27]  Wai-Kei Mak,et al.  Accurate closed-form parameterized block-based statistical timing analysis applying skew-normal distribution , 2009, 2009 10th International Symposium on Quality Electronic Design.

[28]  Cheng Zhuo,et al.  Process variability-aware transient fault modeling and analysis , 2008, ICCAD 2008.

[29]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[30]  Jayanta Bhadra,et al.  On soft error rate analysis of scaled CMOS designs — A statistical perspective , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[31]  Lisa Spainhower,et al.  Commercial fault tolerance: a tale of two systems , 2004, IEEE Transactions on Dependable and Secure Computing.

[32]  Melvin A. Breuer,et al.  Process variations and their impact on circuit operation , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[33]  N. Seifert,et al.  Robust system design with built-in soft-error resilience , 2005, Computer.

[34]  Sunil P. Khatri,et al.  A fast, analytical estimator for the SEU-induced pulse width in combinational designs , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[35]  Y. Tosaka,et al.  Simulation technologies for cosmic ray neutron-induced soft errors: Models and simulation systems , 1999 .

[36]  David Blaauw,et al.  Statistical Timing Analysis: From Basic Principles to State of the Art , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[37]  Denis Teixeira Franco,et al.  Signal probability for reliability evaluation of logic circuits , 2008, Microelectron. Reliab..

[38]  Ming Zhang,et al.  Design for Resilience to Soft Errors and Variations , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[39]  Cecilia Metra,et al.  Impact of Aging Phenomena on Soft Error Susceptibility , 2011, 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.