RISA: A Hardware Platform for Evolutionary Design

Reconfigurable integrated system array is a new form of field programmable digital device incorporating both hardware and software reconfigurable elements. RISA was developed specifically for implementing biologically inspired electronic systems. The architecture is particularly suited for investigating evolvable hardware due to the flexibility of RISA's configuration system. Fine grained partial reconfiguration is supported and random configuration bitstreams will not cause device damage. This paper describes the new RISA chip and the features that make it suitable for bio-inspired applications.

[1]  Andres Upegui,et al.  Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs , 2005, ICES.

[2]  Richard J. Carter,et al.  FPGA implementation of neighborhood-of-four cellular automata random number generators , 2002, FPGA '02.

[3]  Jim Tørresen,et al.  Implementing evolution of FIR-filters efficiently in an FPGA , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[4]  Tatiana Kalganova,et al.  FPGA-based Systems for Evolvable Hardware , 2007 .

[5]  Andrew M. Tyrrell,et al.  A Hardware Implementation of an Embryonic Architecture Using Virtex FPGAs , 2000, ICES.

[6]  Gianluca Tempesti,et al.  Towards Robust Integrated Circuits: The Embryonics Approach. Proc IEEE , 2000 .

[7]  Cesar Ortega,et al.  A Hardware Implementation of an Embryonic Architecture Using Virtex FPGAs , 2000 .

[8]  Eduardo Sanchez,et al.  A Reconfigurable Chip for Evolvable Hardware , 2004, GECCO.

[9]  Tadashi Shibata,et al.  Guest editorial - Special issue on neural networks hardware implementations , 2003, IEEE Trans. Neural Networks.

[10]  Lukás Sekanina.  Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware , 2003, ICES.

[11]  Lukás Sekanina,et al.  Towards evolvable IP cores for FPGAs , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[12]  Nicholas J. Macias,et al.  The PIG paradigm: the design and use of a massively parallel fine grained self-reconfigurable infinitely scalable architecture , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[13]  Isamu Kajitani,et al.  An Evolvable Hardware Chip and Its Application as a Multi-Function Prosthetic Hand Controller , 1999, AAAI/IAAI.