A New Class of Sequential Circuits with Combinational Test Generation Complexity

We introduce a new class of sequential circuits with combinational test generation complexity which we call internally balanced structures. It is shown that sequential circuits can be classified by their structure as follows: (sequential circuits of acyclic structure) /spl sup/ (sequential circuits of internally balanced structure) /spl sup/ (sequential circuits of balanced structure) and that internally balanced structures allow test generation with combinational test generation complexity. On the other hand, if finite state machines (FSMs) are classified by their realization possibility, it can be shown that (FSMs which can be realized as a sequential circuit of acyclic structure)=(FSMs which can be realized as a sequential circuit of internally balanced structure) /spl sup/ (FSMs which can be realized as a sequential circuit of balanced structure). Hence, any FSM realizable with acyclic structure can also be realized with internally balanced structure which allows test generation with combinational test generation complexity. In addition, we discuss the definition of test generation possibility with combinational test generation complexity and introduce a new definition which covers the previous narrow definition. Finally, we study applications to design for testability based on the partial scan and to test generation time reduction for sequential circuits in general, using characteristics of the internally balanced structures. The experimental results show the effectiveness of this approach.

[1]  Melvin A. Breuer,et al.  The BALLAST Methodology for Structured Partial Scan Design , 1990, IEEE Trans. Computers.

[2]  Hideo Fujiwara,et al.  Sequential test generation based on circuit pseudo-transformation , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[3]  Vishwani D. Agrawal,et al.  Statistical methods for delay fault coverage analysis , 1995, Proceedings of the 8th International Conference on VLSI Design.

[4]  Tomoo Inoue,et al.  Partial scan design methods based on internally balanced structure , 1998 .

[5]  Srinivas Patil,et al.  Broad-side delay test , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  John P. Hayes,et al.  Delay fault testing of designs with embedded IP cores , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[7]  Kurt Keutzer,et al.  A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits , 1991, 1991, Proceedings. International Test Conference.

[8]  Mike Tien-Chien Lee,et al.  High-Level Test Synthesis of Digital VLSI Circuits , 1997 .

[9]  Srinivas Patil,et al.  Scan-based transition test , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Srimat T. Chakradhar,et al.  Software transformations for sequential test generation , 1995, Proceedings of the Fourth Asian Test Symposium.

[11]  Hideo Fujiwara,et al.  Design for hierarchical two-pattern testability of data paths , 2001, Proceedings 10th Asian Test Symposium.

[12]  Melvin A. Breuer,et al.  Testability properties of acyclic structures and applications to partial scan design , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[13]  Spyros Tragoudas,et al.  Partial Scan with Retiming , 1993, 30th ACM/IEEE Design Automation Conference.

[14]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[15]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[16]  Srimat T. Chakradhar,et al.  Sequential circuits with combinational test generation complexity , 1996, Proceedings of 9th International Conference on VLSI Design.

[17]  B.I. Dervisoglu,et al.  DESIGN FOR TESTABILITY USING SCANPATH TECHNIQUES FOR PATH-DELAY TEST AND MEASUREMENT , 1991, 1991, Proceedings. International Test Conference.

[18]  A. D. Friedman,et al.  Theory and Design of Switching Circuits , 1983 .

[19]  Arthur D. Friedman,et al.  Theory and Design Switching Circ , 1985 .

[20]  Vishwani D. Agrawal,et al.  Design for Testability for Path Delay Faults in Sequential Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[21]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[22]  Janak H. Patel,et al.  Segment delay faults: a new fault model , 1996, Proceedings of 14th VLSI Test Symposium.

[23]  藤原 秀雄,et al.  Logic testing and design for testability , 1985 .

[24]  Janusz Rajski,et al.  Behavior and testability preservation under the retiming transformation , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Sujit Dey,et al.  Design of testable sequential circuits by repositioning flip-flops , 1995, J. Electron. Test..

[26]  Vishwani D. Agrawal,et al.  Improving path delay testability of sequential circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..