An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults
暂无分享,去创建一个
[1] Charles E. Stroud. A Designer's Guide to Built-In Self-Test , 2002 .
[2] Charles E. Stroud,et al. Bist for minx 4000 and spartan series fpgas: a case study , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[3] Sying-Jyan Wang,et al. Testing and diagnosis of interconnect structures in FPGAs , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).
[4] Mehdi Baradaran Tahoori. Testing for resistive open defects in FPGAs , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..
[5] Jian Xu,et al. Novel technique for built-in self-test of FPGA interconnects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[6] Charles E. Stroud,et al. Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[7] S. Simmons,et al. BIST-diagnosis of interconnect fault locations in FPGA's , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).
[8] Yervant Zorian,et al. Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..
[9] Zeljko Zilic,et al. FPGA test time reduction through a novel interconnect testing scheme , 2002, FPGA '02.
[10] Yervant Zorian,et al. Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[11] Charles E. Stroud,et al. BIST-Based Delay-Fault Testing in FPGAs , 2003, J. Electron. Test..
[12] E. Chmelaf. Fpga interconnect delay fault testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[13] Mehdi Baradaran Tahoori,et al. Techniques and algorithms for fault grading of FPGA interconnect test configurations , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.