Partially reconfigurable system-on-chips for adaptive fault tolerance

Due to the runtime flexibility of modern dynamically reconfigurable SRAM-based FPGAs, FPGA devices have become an attractive platform for developing system-on-chips (SoCs) for space applications (space SoCs). However, since the FPGA's SRAM is highly susceptible to space radiation, system reliability is a primary concern for space SoCs. To maintain system reliability and mitigate space radiation effects, space SoCs must be designed with redundant copies of system functionality. Space SoCs must contain enough redundancy to ensure system reliability for the highest anticipated radiation level, which imposes a large area overhead. However, since radiation levels vary based on the system's orbital position, the system does not always require the highest level of redundancy. Space SoCs that can adapt the system redundancy based on the current radiation level can achieve more effective device utilization. In this paper, we present a flexible, FPGA-based, adaptive SoC for space system development. Our space SoC leverages partial reconfiguration to dynamically adapt the system's level of redundancy according to varying radiation levels. We present a software algorithm to manage the system's adaptability, implement the SoC on a Xilinx Virtex-5 device, and evaluate the SoC's resource utilization using the International Space Station's orbit.

[1]  Hideo Ito,et al.  Fault Tolerant SoC Architecture Design for JPEG2000 using Partial Reconfigurability , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[2]  Paolo Prinetto,et al.  A FPGA-Based Reconfigurable Software Architecture for Highly Dependable Systems , 2009, 2009 Asian Test Symposium.

[3]  Zdenek Kotásek,et al.  Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[4]  Peter Y. K. Cheung,et al.  Fault tolerant methods for reliability in FPGAs , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[5]  N. Goel,et al.  Hardware Controlled and Software Independent Fault Tolerant FPGA Architecture , 2007, 15th International Conference on Advanced Computing and Communications (ADCOM 2007).

[6]  Alan D. George,et al.  Reliable Management Services for COTS-based Space Systems and Applications , 2006, ESA.

[7]  D.K. Bhattacharyya,et al.  A New Algorithm for Ordering of Points to Identify Clustering Structure Based on Perimeter of Triangle: OPTICS(BOPT) , 2007, 15th International Conference on Advanced Computing and Communications (ADCOM 2007).

[8]  Luca Fossati,et al.  A Reliable Reconfiguration Controller for Fault-Tolerant Embedded Systems on Multi-FPGA Platforms , 2010, 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems.

[9]  Martin Straka,et al.  Generic partial dynamic reconfiguration controller for fault tolerant designs based on FPGA , 2010, NORCHIP 2010.

[10]  Anwar Dawood,et al.  Reconfigurable onboard processing and real-time remote sensing , 2003 .

[11]  Ravishankar K. Iyer,et al.  The Effects of an ARMOR-based SIFT environment on the performance and dependability of user applications , 2004, IEEE Transactions on Software Engineering.

[12]  G.L. Smith,et al.  Techniques to enable FPGA based reconfigurable fault tolerant space computing , 2006, 2006 IEEE Aerospace Conference.

[13]  Daniel S. Katz,et al.  Demonstration of the remote exploration and experimentation (REE) fault-tolerant parallel-processing supercomputer for spacecraft onboard scientific data processing , 2000, Proceeding International Conference on Dependable Systems and Networks. DSN 2000.

[14]  Alan D. George,et al.  Reconfigurable fault tolerance: A framework for environmentally adaptive fault mitigation in space , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[15]  M. Wirthlin,et al.  Improving FPGA Design Robustness with Partial TMR , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[16]  Gregory Allen.  Virtex-4VQ dynamic and mitigated single event upset characterization summary , 2009 .

[17]  M. Caffrey,et al.  Static Proton and Heavy Ion Testing of the Xilinx Virtex-5 Device , 2007, 2007 IEEE Radiation Effects Data Workshop.

[18]  Judith L. Gersting,et al.  Using FPGA technology towards the design of an adaptive fault tolerant framework , 2005, 2005 IEEE International Conference on Systems, Man and Cybernetics.

[19]  Sevki S. Erdogan,et al.  Fault Tolerant Hardware for High Performance Signal Processing , 2008, 2008 Fourth Advanced International Conference on Telecommunications.

[20]  Mikel Azkarate-askasua,et al.  R3TOS: A reliable reconfigurable real-time operating system , 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems.

[21]  Ann Gordon-Ross,et al.  VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).