Performance enhancement of junctionless nanowire FET with laterally graded channel doping and high-K spacers

We propose the use of laterally graded channel doping and High-K Spacers positioned on both sides of gate oxide to improve the Performance and thereby, the scalability of Junctionless Nanowire Field Effect Transistors (JLNWFET). The performance parameters of the device considered in this study are ION/IOFF ratio, Drain-Induced Barrier Lowering (DIBL) and Sub Threshold Slope (SS). Using extensive 3-D TCAD simulations, we have analyzed that the OFF-state leakage, DIBL and SS can be reduced owing to the combined use of laterally graded-doping channel and High-k Spacers.

[1]  R. Xu,et al.  Junctionless MOSFETs with laterally graded-doping channel for analog/RF applications , 2013 .

[2]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[3]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[4]  In Man Kang,et al.  RF Performance and Small-Signal Parameter Extraction of Junctionless Silicon Nanowire MOSFETs , 2011, IEEE Transactions on Electron Devices.

[5]  M. Lundstrom,et al.  Does source-to-drain tunneling limit the ultimate scaling of MOSFETs? , 2002, Digest. International Electron Devices Meeting,.

[6]  A. Martinez,et al.  Study of Discrete Doping-Induced Variability in Junctionless Nanowire MOSFETs Using Dissipative Quantum Transport Simulations , 2012, IEEE Electron Device Letters.

[7]  Jean-Pierre Colinge,et al.  Simulation of junctionless Si nanowire transistors with 3 nm gate length , 2010 .

[8]  Charles M. Lieber,et al.  High Performance Silicon Nanowire Field Effect Transistors , 2003 .

[9]  J. Kavalieros,et al.  High performance fully-depleted tri-gate CMOS transistors , 2003, IEEE Electron Device Letters.

[10]  T. Hiramoto,et al.  Impact of quantum mechanical effects on design of nano-scale narrow channel n- and p-type MOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[11]  Chi-Woo Lee,et al.  Reduced electric field in junctionless transistors , 2010 .

[12]  Bahniman Ghosh,et al.  A laterally graded junctionless transistor , 2014 .

[13]  E. Polizzi,et al.  A computational study of ballistic silicon nanowire transistors , 2003, IEEE International Electron Devices Meeting 2003.

[14]  D. Sharma,et al.  Sub-20 nm gate length FinFET design: Can high-κ spacers make a difference? , 2008, 2008 IEEE International Electron Devices Meeting.

[15]  Jong-Tea Park,et al.  Pi-Gate SOI MOSFET , 2001, IEEE Electron Device Letters.