Modeling and design of current balancing control in voltage-mode multiphase interleaved voltage regulators

A current-balancing loop is often used in a voltage-mode multiphase interleaved voltage regulator (VR). It serves not only to balance the phase current but also to suppress the beat-frequency phase current oscillation in driving high-frequency dynamic loads such as recent central processing units (CPUs). In this paper, models were developed to predict the control characteristics of both the functions mentioned above. Two loop gain expressions were developed, one from the perspective of current balancing and the other from the perspective of suppressing beat-frequency oscillation. Based on the modeling results, a design guideline for current-loop compensation was proposed for balancing phase current and suppressing beat-frequency oscillation.

[1]  Peng Xu,et al.  Investigation of candidate VRM topologies for future microprocessors , 2000 .

[2]  F.C. Lee,et al.  High-Frequency Dynamic Current Sharing Analyses for Multiphase Buck VRs , 2007, IEEE Transactions on Power Electronics.

[3]  Dan Chen,et al.  Modeling and Design Considerations of a Novel High-Gain Peak Current Control Scheme to Achieve Adaptive Voltage Positioning (AVP) for DC Power Converters , 2009, IEEE Transactions on Power Electronics.

[4]  F.C. Lee,et al.  Modeling and Analysis for Beat-Frequency Current Sharing Issue in Multiphase Voltage Regulators , 2007, 2007 IEEE Power Electronics Specialists Conference.

[5]  Milan M. Jovanovic,et al.  Loop gain measurement of paralleled dc-dc converters with average-current-sharing control , 2008 .

[6]  Caisheng Wang,et al.  Analysis of Inductor Current Sharing in Nonisolated and Isolated Multiphase dc–dc Converters , 2007, IEEE Transactions on Industrial Electronics.

[7]  Praveen K. Jain,et al.  Analysis and Modeling of Voltage Mode Controlled Phase Current Balancing Technique for Multiphase Voltage Regulator to Power High Frequency Dynamic Load , 2009, 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition.

[8]  F.C. Lee,et al.  The multi-frequency small-signal model for buck and multiphase interleaving buck converters , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[9]  M. M. Jovanovic,et al.  Stability and dynamic performance of current-sharing control for paralleled voltage regulator modules , 2002 .

[10]  G. C. Verghese,et al.  Stability analysis of paralleled DC/DC converters with active current sharing , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[11]  Dan Chen,et al.  Modeling and Design for a Novel Adaptive Voltage Positioning (AVP) Scheme for Multiphase VRMs , 2008, IEEE Transactions on Power Electronics.

[12]  F.C. Lee,et al.  Dynamic current sharing analyses for multiphase buck VRs , 2006, Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06..

[13]  R. Ayyanar,et al.  Small Signal Modeling and Control Design for New Extended Duty Ratio, Interleaved Multiphase Synchronous Buck Converter , 2006, INTELEC 06 - Twenty-Eighth International Telecommunications Energy Conference.

[14]  B. Lu,et al.  Dynamic performance analysis of outer-loop current sharing control for paralleled DC-DC converters , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..