Performance Improvement Versus CPW and Loss Distribution Analysis of Slow-Wave CPW in 65 nm HR-SOI CMOS Technology

High-performance integrated slow-wave coplanar waveguides (S-CPW) are compared with conventional coplanar waveguides (CPW) fabricated in a 65-nm High-Resistivity-SOI (HR-SOI) CMOS technology. As expected, S-CPW demonstrates better performance at millimeter-wave frequencies in term of higher effective dielectric permittivity, which is due to the patterned floating shield inserted between the transmission line and the substrate. In addition, S-CPW shows a lower attenuation constant despite of the added metallic patterned floating shield on HR substrate. For demonstration purpose, both low- and high- characteristic impedance S-CPW and CPW are characterized. For 28-Ω S-CPW and 65-Ω S-CPW, the effective dielectric permittivity is improved by a factor of 6 and 2, respectively. Meanwhile, attenuation constants of slow-wave structures are lower than 0.9 dB/mm and 0.57 dB/mm at 60 GHz, compared to CPW ones which are as high as 1.5 dB/mm and 0.95 dB/mm, respectively. Furthermore, the loss distribution for the S-CPW structure is detailed by varying the patterned floating shield length for both standard Bulk and HR-SOI substrates.

[1]  H. Hasegawa,et al.  Cross-tie slow-wave coplanar waveguide on semi-insulating GaAs substrates , 1981 .

[2]  J.R. Long,et al.  Shielded passive devices for silicon-based monolithic microwave and millimeter-wave integrated circuits , 2006, IEEE Journal of Solid-State Circuits.

[3]  Chung-Yu Wu,et al.  High-Performance Slow-Wave Transmission Lines With Optimized Slot-Type Floating Shields , 2009, IEEE Transactions on Electron Devices.

[4]  J. Fournier,et al.  High-Q Slow-Wave Coplanar Transmission Lines on 0.35 $\mu$m CMOS Process , 2009, IEEE Microwave and Wireless Components Letters.

[5]  F. Gianesello,et al.  65 nm RFCMOS technologies with bulk and HR SOI substrate for millimeter wave passives and circuits characterized up to 220 GHZ , 2006, 2006 IEEE MTT-S International Microwave Symposium Digest.

[6]  Mikko Kärkkäinen,et al.  Millimeter-Wave Integrated Circuits in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[7]  Francesco Svelto,et al.  Design of Low-Loss Transmission Lines in Scaled CMOS by Accurate Electromagnetic Simulations , 2009, IEEE Journal of Solid-State Circuits.

[8]  Philippe Ferrari,et al.  Design guidelines for high performance slow-wave transmission lines with optimized floating shield dimensions , 2010, The 40th European Microwave Conference.

[9]  A. Mangan,et al.  De-embedding transmission line measurements for accurate modeling of IC designs , 2006, IEEE Transactions on Electron Devices.

[10]  Ali M. Niknejad,et al.  Low-Power mm-Wave Components up to 104GHz in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  A. Siligaris,et al.  CPW and discontinuities modeling for circuit design up to 110 GHz in SOI CMOS technology , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[12]  P. Ferrari,et al.  Time domain characterization of lossy arbitrary characteristic impedance transmission lines , 1994, IEEE Microwave and Guided Wave Letters.