A fully integrated broadband direct-conversion receiver RFIC for satellite tuner

This paper presents the circuit design and measured performance of a wideband receiver for direct conversion satellite tuner. The tuner RFIC is composed of a wideband front-end, a baseband low pass filter with on-chip automatic tuning circuit and a full integrated fractional-N synthesizer. A DC offset cancellation loop is also integrated without the use of external capacitors. The chip draws 140mA current from a 3.3V power supply. It achieves a sensitivity of −78dBm for 3/4 coding QPSK signal with 28.8MS/s symbol rate and 6.9dB C/N. It is fabricated in a 0.35-µm SiGe BiCMOS technology and occupies a silicon area of 3.1mm2.

[1]  Barrie Gilbert,et al.  The multi-tanh principle: a tutorial overview , 1998, IEEE J. Solid State Circuits.

[2]  M. Koutani,et al.  A 184 mW Fully Integrated DVB-H Tuner With a Linearized Variable Gain LNA and Quadrature Mixers Using Cross-Coupled Transconductor , 2007, IEEE Journal of Solid-State Circuits.

[3]  A. Molnar,et al.  A single-chip quad-band (850/900/1800/1900 MHz) direct-conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[4]  ChangHee Lee,et al.  A 1.8dB NF 112mW Single-Chip Diversity Tuner for 2.6GHz S-DMB Applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  Calvin Plett,et al.  Radio Frequency Integrated Circuit Design , 2003 .