P-backtracking: A new scan chain diagnosis method with probability

Scan chain architecture is a common and major DFT for SoCs. Scan chains must be flawless for reliable SoC test. If there is a fault in a scan chain, eliminating the fault and its cause is important for high yield of SoC. In this paper, a new scan chain diagnosis method, "p-backtracking", is proposed. This method uses only software to backtrack the logic circuit and calculates the probability of fault in scan chain. The experimental results using ISCAS'89 benchmark circuits show that p-backtracking can find single fault location with higher diagnosis accuracy and smaller diagnosis resolution compared to the conventional diagnosis methods.

[1]  Geetani Edirisooriya,et al.  Diagnosis of scan path failures , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[2]  Yu Hu,et al.  A design- for-diagnosis technique for diagnosing both scan chain faults and combinational circuit faults , 2008, 2008 Asia and South Pacific Design Automation Conference.

[3]  Chien-Mo James Li,et al.  Jump Simulation: A Technique for Fast and Precise Scan Chain Fault Diagnosis , 2006, 2006 IEEE International Test Conference.

[4]  Srikanth Venkataraman,et al.  A technique for fault diagnosis of defects in scan chains , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).