A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application

An all-digital clock and data recovery (CDR) with a digital threshold decision updating technique for SFI-5 application is presented in this paper. The CDR updates its decision upon the phase error reaching a threshold value by examining the phase errors in the data bits within an examining window at the baud rate. High jitter tolerance performance is obtained and the phase acquisition can be achieved within one baud period. The proposed CDR is embodied with 900 transistors and the core CDR consumes 5 mW with 1.2 V supply at 2.5 Gb/s. Measured results verify the digital threshold decision technique and its low-complexity implementation for SFI-5 application.

[1]  Deog-Kyoon Jeong,et al.  A quad 3.125 Gbps transceiver cell with all-digital data recovery circuits , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[2]  Chih-Kong Ken Yang,et al.  A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling , 1998 .

[3]  Ruiyuan Zhang,et al.  Fast acquisition clock and data recovery circuit with low jitter , 2006, IEEE J. Solid State Circuits.

[4]  T.Y. Yum,et al.  A 50-mW/ch 2.5-gb/s/ch data recovery circuit for the SFI-5 interface with digital eye-tracking , 2004, IEEE Microwave and Wireless Components Letters.

[5]  Moon-Sang Hwang,et al.  A 5 Gb/s 0.25 /spl mu/m CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  T. Kwasniewski,et al.  Event-Driven Modeling and Simulation of an Digital PLL , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.

[7]  P. Larsson,et al.  A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability , 1999, IEEE J. Solid State Circuits.

[8]  Deog-Kyoon Jeong,et al.  An 800 Mbps multi-channel CMOS serial link with 3/spl times/ oversampling , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[9]  John T. Stonick,et al.  A digital clock and data recovery architecture for multi-gigabit/s binary links , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..