LFF algorithm for heterogeneous FPGA floorplanning

With increasing of FPGA densities and greater demand for performance, a hierarchical approach is often used in FPGA design. Floorplanning is a key ingredient of the hierarchical approaches. However, heterogeneous resources across FPGA fabric have made FPGA floorplanning quite different from traditional floorplanning for ASICs. Enlightened by human's accumulated experience in "packing" problem, we propose a "less flexibility first" (LFF) algorithm. Experiment results based on Xilinx's XC3S5000 show that our algorithm can work better for heterogeneous FPGA floorplanning problem.

[1]  Chak-Kuen Wong,et al.  An effective quasi-human based heuristic for solving the rectangle packing problem , 2002, Eur. J. Oper. Res..

[2]  Takeshi Yoshimura,et al.  An O-tree representation of non-slicing floorplan and its applications , 1999, DAC '99.

[3]  Abhishek Ranjan,et al.  Multi-Million Gate FPGA Physical Design Challenges , 2003, ICCAD.

[4]  Chak-Kuen Wong,et al.  An effective quasi-human based heuristic for solving rectangle packing problem , 1998, IEEE. APCCAS 1998. 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceedings (Cat. No.98EX242).

[5]  Yoji Kajitani,et al.  Module placement on BSG-structure and IC layout applications , 1996, Proceedings of International Conference on Computer Aided Design.

[6]  Majid Sarrafzadeh,et al.  Innovate or perish: FPGA physical design , 2004, ISPD '04.

[7]  Jon Louis Bentley,et al.  Multidimensional binary search trees used for associative searching , 1975, CACM.

[8]  Yao-Wen Chang,et al.  TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.

[9]  Martin D. F. Wong,et al.  A New Algorithm for Floorplan Design , 1986, 23rd ACM/IEEE Design Automation Conference.

[10]  Dinesh Bhatia,et al.  A methodology for fast FPGA floorplanning , 1999, FPGA '99.

[11]  Yici Cai,et al.  Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[12]  Dinesh Bhatia,et al.  Macro block based FPGA floorplanning , 1997, Proceedings Tenth International Conference on VLSI Design.

[13]  Yoji Kajitani,et al.  VLSI module placement based on rectangle-packing by the sequence-pair , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Yao-Wen Chang,et al.  B*-Trees: a new representation for non-slicing floorplans , 2000, DAC.

[15]  Jun Gu,et al.  VLSI block placement using less flexibility first principles , 2001, ASP-DAC '01.

[16]  Yoji Kajitani,et al.  Module placement on BSG-structure and IC layout applications , 1996, ICCAD 1996.

[17]  Salil Raje,et al.  Multi-Million Gate FPGA Physical Design Challenges , 2003, ICCAD 2003.