Complementary Strained Si GAA Nanowire TFET Inverter With Suppressed Ambipolarity

In this letter, we present complementary tunneling field-effect transistors (CTFETs) based on strained Si with gate all around nanowire structures on a single chip. The main focus is to suppress the ambipolar behavior of the TFETs with a gate-drain underlap. Detailed device characterization and demonstration of a CTFET inverter show that the ambipolar current is successfully eliminated for both pand n-devices. The CTFET inverter transfer characteristics indicate maximum separation of the high/low level with a sharp transition (high voltage gain) at a Vdd down to 0.4 V. In addition, high noise margin levels of 40% of the applied Vdd are obtained.

[1]  J. Appenzeller,et al.  Comparing carbon nanotube transistors - the ideal choice: a novel tunneling device design , 2005, IEEE Transactions on Electron Devices.

[2]  S. Trellenkamp,et al.  Demonstration of improved transient response of inverters with steep slope strained Si NW TFETs by reduction of TAT with pulsed I-V and NW scaling , 2013, 2013 IEEE International Electron Devices Meeting.

[3]  K. Cheung.  On the 60 mV/dec @300 K limit for MOSFET subthreshold swing , 2010, Proceedings of 2010 International Symposium on VLSI Technology, System and Application.

[4]  A. Seabaugh,et al.  Tunnel Field-Effect Transistors: State-of-the-Art , 2014, IEEE Journal of the Electron Devices Society.

[5]  B. Holländer,et al.  Band engineering and growth of tensile strained Ge/(Si)GeSn heterostructures for tunnel field effect transistors , 2013 .

[6]  S. Trellenkamp,et al.  Strained Si and SiGe Nanowire Tunnel FETs for Logic and Analog Applications , 2015, IEEE Journal of the Electron Devices Society.

[7]  Lars-Erik Wernersson,et al.  III–V compound semiconductor transistors—from planar to nanowire structures , 2014 .

[8]  G. Dewey,et al.  Fabrication, characterization, and physics of III–V heterojunction tunneling Field Effect Transistors (H-TFET) for steep sub-threshold swing , 2011, 2011 International Electron Devices Meeting.

[9]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[10]  Sebastiano Strangio,et al.  Experimental demonstration of strained Si nanowire GAA n-TFETs and inverter operation with complementary TFET logic at low supply voltages , 2016 .

[11]  Luca Selmi,et al.  Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells , 2015, IEEE Journal of the Electron Devices Society.

[12]  Sorin Cristoloveanu,et al.  Tunneling field-effect transistor with epitaxial junction in thin germanium-on-insulator , 2009 .

[13]  S. Trellenkamp,et al.  Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors , 2013, IEEE Electron Device Letters.

[14]  B. Ghyselen,et al.  Ultrathin Ni Silicides With Low Contact Resistance on Strained and Unstrained Silicon , 2010, IEEE Electron Device Letters.

[15]  Lars Knoll,et al.  Strained Si and SiGe tunnel-FETs and complementary tunnel-FET inverters with minimum gate lengths of 50 nm , 2014 .