Task-flow architecture for WSI parallel processing

The basics of task-flow architecture and the simulated wafer-scale implementation of flowing tasks (SWIFT), a register-transfer simulator that investigates the behavior of task-flow programs, are discussed. SWIFT simulates a ring of cells with two pipeline stages between successive cells. Each cell contains an arithmetic logic unit (ALU), a receive queue for holding incoming transmission packets, and a memory for storing memory packets (MPs). The chain wafer-scale integration (WSI) architecture that allows linear arrays to be configured from the working cells on a partially good wafer is applied to task-flow-machine implementations. Results from a limited Monte Carlo simulation run to predict yields for a 164-cell wafer configured using the chain WSI technique are presented. Results of a simulated sparse matrix-vector multiplication application of the task-flow architecture are also presented.<<ETX>>

[1]  W. K. Fuchs,et al.  Design and parallel testing of wafer scale linear arrays with high harvest rates , 1991, 1991 Proceedings, International Conference on Wafer Scale Integration.

[2]  F. Distante,et al.  Fault tolerant characteristics of the linear array architecture for WSI implementation of neural nets , 1991, 1991 Proceedings, International Conference on Wafer Scale Integration.

[3]  Jack B. Dennis,et al.  A preliminary architecture for a basic data-flow processor , 1974, ISCA '75.

[4]  Burton J. Smith.  Architecture And Applications Of The HEP Multiprocessor Computer System , 1982, Optics & Photonics.

[5]  Robert Whiting Horst.  Task flow: a novel approach to fine-grain wafer-scale parallel computing , 1992 .

[6]  R. W. Horst.  A linear-array WSI architecture for improved yield and performance , 1990, 1990 Proceedings. International Conference on Wafer Scale Integration.

[7]  R.C. Aubusson,et al.  Wafer-scale integration-a fault-tolerant procedure , 1978, IEEE Journal of Solid-State Circuits.

[8]  Frank B. Manning,et al.  An Approach to Highly Integrated, Computer-Maintained Cellular Arrays , 1977, IEEE Transactions on Computers.

[9]  William J. Dally,et al.  The J-Machine: System Support for Actors , 1988 .

[10]  Robert W. Horst.  Task Flow Computer Architecture , 1990, ICPP.

[11]  Yousef Saad,et al.  A benchmark package for sparse matrix computations , 1988, ICS '88.

[12]  H. T. Kung,et al.  The Warp Computer: Architecture, Implementation, and Performance , 1987, IEEE Transactions on Computers.