Application-level embedded communication tracer for many-core systems

Design verification and debugging with both software and hardware is ever challenging for many-core systems. We present the embedded tracer architecture for application-level communication. Not only can the trace information be optimized, but also the verification can be performed at the system level efficiently. The unified architecture consolidates the debugging flow at different abstraction levels, and facilitates the performance analysis of the entire system as well. The use-case study and experiments have justified the effectiveness of the proposed tracer architecture.

[1]  Qiang Xu,et al.  A debug probe for concurrently debugging multiple embedded cores and inter-core transactions in NoC-based systems , 2008, 2008 Asia and South Pacific Design Automation Conference.

[2]  Zeljko Zilic,et al.  An enhanced debug-aware network interface for Network-on-Chip , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[3]  Kuen-Jong Lee,et al.  A low-cost SOC debug platform based on on-chip test architectures , 2009, 2009 IEEE International SOC Conference (SOCC).

[4]  Ing-Jer Huang,et al.  A Retargetable Embedded In-Circuit Emulation Module for Microprocessors , 2002, IEEE Des. Test Comput..

[5]  Chih-Tsun Huang,et al.  Design and analysis of a many-core processor architecture for multimedia applications , 2012, Proceedings of The 2012 Asia Pacific Signal and Information Processing Association Annual Summit and Conference.

[6]  Chih-Tsun Huang,et al.  Methodology of exploring ESL/RTL many-core platforms for developing embedded parallel applications , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[7]  Bart Vermeulen.  Functional Debug Techniques for Embedded Systems , 2008, IEEE Design & Test of Computers.

[8]  Chih-Tsun Huang,et al.  Design of high-throughput Inter-PE communication with application-level flow control protocol for many-core architectures , 2013, MES '13.

[9]  Miron Abramovici,et al.  In-System Silicon Validation and Debug , 2008, IEEE Design & Test of Computers.