New building block: multiplication-mode current conveyor
暂无分享,去创建一个
Jiann-Jong Chen | Yuh-Shyan Hwang | Shu-Hui Tu | Wen-Hsiung Liu | Yuh-Shyan Hwang | Jiann-Jong Chen | S. Tu | Wen-Hsiung Liu
[1] Ahmed M. Soliman,et al. Analytical Synthesis of Low-Sensitivity High-Order Voltage-Mode DDCC and FDCCII-Grounded R and C All-Pass Filter Structures , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] Oguzhan Cicekoglu,et al. A novel floating lossy inductance realization topology with NICs using current conveyors , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] Jiun-Wei Horng,et al. High-Input and Low-Output Impedance Voltage-Mode Universal Biquadratic Filter Using DDCCs , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[4] Chun-Ming Chang,et al. Analytical Synthesis of Current-Mode High-Order Single-Ended-Input OTA and Equal-Capacitor Elliptic Filter Structures With the Minimum Number of Components , 2007, IEEE Transactions on Circuits and Systems Part 1: Regular Papers.
[5] Jiann-Jong Chen,et al. A new pipelined analog-to-digital converter using current conveyors , 2007 .
[6] Shen-Iuan Liu,et al. Nonlinear circuit applications with current conveyors , 1993 .
[7] W. Steenaart,et al. Adaptive filter realization with a minimum number of multipliers , 1985 .
[8] Shahram Minaei,et al. A new CMOS electronically tunable current conveyor and its application to current-mode filters , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Jiann-Jong Chen,et al. New Current-mode all-pole and Elliptic Filters Employing Current Conveyors , 2007 .
[10] Shen-Iuan Liu,et al. CMOS differential difference current conveyors and their applications , 1996 .
[11] Yichuang Sun. Synthesis of Leap-Frog Multiple-Loop Feedback OTA-C Filters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[12] Brent Maundy,et al. A Novel Hybrid Active Inductor , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[13] Jean-Pierre Chante,et al. A CMOS multiplier/divider based on current conveyors , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).
[14] J.N. Babanezhad,et al. A 20-V four-quadrant CMOS analog multiplier , 1985, IEEE Journal of Solid-State Circuits.
[15] Cheng-Chieh Chang,et al. A CMOS square-law vector summation circuit , 1996 .
[16] James J. Clark,et al. A four-quadrant CMOS analog multiplier for analog neural networks , 1994, IEEE J. Solid State Circuits.