A Built-In Self-Test structure for measuring gain and 1-dB compression point of Power Amplifier

Abstract This paper proposes a Built-In Self-Test (BIST) structure for measuring the gain and the 1-dB compression point of the Power Amplifier (PA) in transceiver ICs. In this structure, it is not necessary to use the external devices for mapping and DC measuring because of linearity of blocks, comparative performance in the linear region and the digital representation of the 1-dB compression point and gain value. The BIST Circuit is designed and simulated in 180 nm RF-CMOS process with Spectre-RF for a 900 MHz PA while it can achieve an acceptable accuracy which the input referred 1-dB compression point and gain value can be obtained with an error of about 0.2 dBm and 0.18 dB, respectively and the testing time is about 25 µs depends on resolution. Finally, in order to verify the proposed approach, we implemented practically a similar discrete circuit as proof-of-concept prototype that it obtained input referred 1-dB compression point value with an error of about 0.15 dBm.

[1]  Alberto Valdes-Garcia,et al.  A Broadband CMOS Amplitude Detector for On-Chip RF Measurements , 2008, IEEE Transactions on Instrumentation and Measurement.

[2]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[3]  Abhijit Chatterjee,et al.  Robust Built-In Test of RF ICs Using Envelope Detectors , 2005, 14th Asian Test Symposium (ATS'05).

[4]  Jie Jin,et al.  An improved 860–960 MHz fully integrated CMOS power amplifier designation for UHF RFID transmitter , 2013 .

[5]  Qi Wang,et al.  RF front-end system gain and linearity built-in test , 2006, 24th IEEE VLSI Test Symposium.

[6]  Bharadwaj S. Amrutur,et al.  Time-Based All-Digital Technique for Analog Built-in Self-Test , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Mohammed Ismail,et al.  The CHIP - Peak Detectors for Multistandard Wireless Receivers , 2006 .

[8]  Abhijit Chatterjee,et al.  Built-in test of RF components using mapped feature extraction sensors , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[9]  Jae-Yoon Sim,et al.  A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface , 2011, IEEE Journal of Solid-State Circuits.

[10]  Mustapha Slamani,et al.  A low-cost test solution for wireless phone RFICs , 2003, IEEE Commun. Mag..

[11]  Liang-Hung Lu,et al.  Integrated CMOS power sensors for RF BIST applications , 2006, 24th IEEE VLSI Test Symposium.

[12]  Jae-Yoon Sim,et al.  5-Gb/s Peak Detector Using a Current Comparator and a Three-State Charge Pump , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[14]  David W. Graham,et al.  A Low-Power Magnitude Detector for Analysis of Transient-Rich Signals , 2012, IEEE Journal of Solid-State Circuits.