论文信息 - Towards UML-RT Behavioural Consistency

Towards UML-RT Behavioural Consistency

Having an objective of achieving a formal characterisation of Sequence Diagrams (UML-SD) as a means for Embedded Real-Time software systems ( ERTS ) development and validation, this paper introduces a CSP+Tbased timed trace semantics for most concepts of SD. A trace is sequence of events, which gives the necessary expressiveness to capture the standard interpretation of UML SD. Timed SD (TSD) depict work flow, message passing and gives a general view of how system’s components cooperate over time to achieve a result. Such sequence, often called an scenario, also represents a part of the system behaviour and a possible execution of a state machine. State machines and SD are used as complementary models for describing system behaviour.

Manuel I. Capel | Juan Antonio Holgado Terriza | Kawtar Benghazi Akhlaki | Luis Eduardo Mendoza

[1] Jifeng He,et al. A formal semantics of UML sequence diagram , 2004, 2004 Australian Software Engineering Conference. Proceedings..

[2] Manuel I. Capel,et al. A methodological approach to the formal specification of real-time systems by transformation of UML-RT design models , 2007, Sci. Comput. Program..

[3] John Zic. Time-constrained buffer specifications in CSP + T and timed CSP , 1994, TOPL.

[4] Manuel I. Capel,et al. A Semantic Formalization of UML-RT Models with csp+t Processes Applicable to Real-time Systems Verification , 2006, JISBD.

[5] He Jifeng,et al. A Formal Semantics of UML Sequence Diagrams , 2004 .

[6] Ketil Stølen,et al. STAIRS towards formal design with sequence diagrams , 2005, Software & Systems Modeling.

[7] Manuel I. Capel,et al. Combining the Description Features of UMLRT and CSP+T Specifications Applied to a Complete Design of Real- Time Systems , 2007, IEC.