A flexible heterogeneous hardware/software solution for real-time high-definition H.264 motion estimation

The MPEG-4 AVC/H.264 video compression stan- dard introduces a high degree of motion estimation complexity. Quarter-pixel accuracy and variable block-size significantly en- hance compression performances over previous standards, but increase computation requirements. Firstly, a DSP-based solu- tion achieves real-time integer motion estimation. Nevertheless, fractional-pixel refinement is too computationally intensive to be efficiently processed on a software-based processor. Secondly, to address this restriction, a flexible and low complexity VLSI sub-pixel refinement coprocessor is designed. Thanks to an improved datapath, a high throughput is achieved with low logic resources. Finally, we propose a heterogeneous (DSP-FPGA) solution to handle real-time motion estimation with variable block-size and fractional-pixel accuracy for high-definition video. It combines efficiency and programmability. The flexibility offers complexity versus performance trade-offs. The system achieves motion estimation of 720p sequences at up to 60 frames per second. Index Terms—Field programmable gate arrays, Digital signal processors, Motion estimation, Parallel processing, Real-time, H.264

[1]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[2]  Yu Hen Hu,et al.  A novel modular systolic array architecture for full-search block matching motion estimation , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[3]  John V. McCanny,et al.  A VLSI architecture for variable block size video motion estimation , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Satoshi Goto,et al.  High performance VLSI architecture of fractional motion estimation in H.264 for HDTV , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  Nuno Roma,et al.  Fully parameterizable VLSI architecture for sub-pixel motion estimation with low memory bandwidth requirements , 2005 .

[6]  Liang-Gee Chen,et al.  Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[7]  Teddy Surya Gunawan,et al.  Multiscale Motion Estimation , 2002 .

[8]  Ezzatollah Salari,et al.  Successive elimination algorithm for motion estimation , 1995, IEEE Trans. Image Process..

[9]  Yi-Ping Hung,et al.  Fast block matching algorithm based on the winner-update strategy , 2001, IEEE Trans. Image Process..

[10]  Malte Borsum,et al.  Architecture and VLSI Implementation of a programmable HD Real-Time Motion Estimator , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[11]  Choudhury A. Rahman,et al.  A quarter pel full search block motion estimation architecture for H.264/AVC , 2005, 2005 IEEE International Conference on Multimedia and Expo.

[12]  Alexis M. Tourapis,et al.  Enhanced predictive zonal search for single and multiple frame motion estimation , 2002, IS&T/SPIE Electronic Imaging.

[13]  Anil K. Jain,et al.  Displacement Measurement and Its Application in Interframe Image Coding , 1981, IEEE Trans. Commun..

[14]  Gauthier Lafruit,et al.  Performance and Complexity Co-evaluation of the Advanced Video Coding Standard for Cost-Effective Multimedia Communications , 2004, EURASIP J. Adv. Signal Process..

[15]  Mickaël Raulet,et al.  Automatic dsp cache memory management and fast prototyping for multiprocessor image applications , 2006, 2006 14th European Signal Processing Conference.

[16]  Liang-Gee Chen,et al.  Analysis and architecture design of variable block-size motion estimation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  D. Marpe,et al.  Video coding with H.264/AVC: tools, performance, and complexity , 2004, IEEE Circuits and Systems Magazine.

[18]  Michael Stegherr,et al.  Parameterizable VLSI architectures for the full-search block-matching algorithm , 1989 .

[19]  P. I. Hosur,et al.  Motion vector field adaptive fast motion estimation , 1999 .

[20]  Mickaël Raulet,et al.  HDS, a real-time multi-DSP motion estimator for MPEG-4 H.264 AVC high definition video encoding , 2008, Journal of Real-Time Image Processing.

[21]  Zhi Zhou,et al.  Fast variable block-size motion estimation algorithm based on merge and slit procedures for H.264/MPEG-4 AVC , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[22]  Shahid Masud,et al.  Low complexity recursive search based motion estimation algorithm for video coding applications , 2005, 2005 13th European Signal Processing Conference.