论文信息 - Analysis and design of level-converting flip-flops for dual-V/sub dd//V/sub th/ integrated circuits

Analysis and design of level-converting flip-flops for dual-V/sub dd//V/sub th/ integrated circuits

This paper investigates the performance and energy consumption of six fully static CMOS edge-triggered level-converting flip-flops (LCFFs). These flip-flops provide the necessary voltage level conversion from a lower to a higher supply without incurring leakage currents in dual-V/sub dd/ systems while maintaining good speed. In particular, we propose two novel designs and extend two previous non-level-converting flip-flops to intrinsically perform level conversion. In addition, the robustness of the newly proposed LCFFs is investigated based on worst-case process corners as well as power supply noise. Results show delay improvement of up to 50% and energy-delay product reductions of 15-50% compared to a conventional level-converting master-slave flip-flop.

Dennis Sylvester | R. Bai

[1] C. G. Huang. Implementation of true single-phase clock D flipflops , 1994 .

[2] Christer Svensson,et al. New single-clock CMOS latches and flipflops with improved speed and power savings , 1997 .

[3] Dennis Sylvester,et al. Minimizing total power by simultaneous V/sub dd//V/sub th/ assignment , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4] Mark Horowitz,et al. Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[5] Hong-June Park,et al. A sense amplifier-based CMOS flip-flop with an enhanced output transition time for high-performance microprocessors , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).

[6] Hector Sanchez,et al. A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .

[7] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[8] H. Arakida,et al. A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[9] Y. Moisiadis,et al. Differential CMOS edge-triggered flip-flop based on clock racing , 2000 .

[10] Robert W. Brodersen,et al. Analysis and design of low-energy flip-flops , 2001, ISLPED '01.