A 200 Mb/s PRML read/write channel IC
暂无分享,去创建一个
K. Parsi | S. Kaylor | M. Rohrbaugh | R. Burns | B. Forni | M. Ross | A. Chaiken | M. Chambers | R. Cheung | D. Harnishfeger | C. Jam | M. Pennell | J. Perez | G. Stuhlmiller | N. Weiner
[1] D. Browning,et al. A 72 Mb/s PRML disk-drive channel chip with an analog sampled-data signal processor , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[2] Jacques C. Rudell,et al. A 50 MHz eight-tap adaptive equalizer for partial-response channels , 1995 .
[3] Robert Andrew Kertis,et al. A 16 MB/s PRML read/write data channel , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.