IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS — I : REGULAR PAPERS , VOL . ? ? , NO . ? ? , ? ? ? ?
暂无分享,去创建一个
[1] E. W. Morris. No , 1923, The Hospital and health review.
[2] Lynn Conway,et al. Introduction to VLSI systems , 1978 .
[3] F. Harris. On the use of windows for harmonic analysis with the discrete Fourier transform , 1978, Proceedings of the IEEE.
[4] Gabor C. Temes,et al. A 16-bit low-voltage CMOS A/D converter , 1987 .
[5] Carver Mead,et al. Analog VLSI and neural systems , 1989 .
[6] Ivan E. Sutherland,et al. Micropipelines , 1989, Commun. ACM.
[7] Alain J. Martin. Programming in VLSI: from communicating processes to delay-insensitive circuits , 1991 .
[8] Carver A. Mead,et al. Scanners for visualizing activity of analog VLSI circuitry , 1991 .
[9] Alain J. Martin. Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..
[10] J. Silva-Martinez,et al. Design techniques for high-performance full-CMOS OTA-RC continuous-time filters , 1992, IEEE Journal of Solid-State Circuits.
[11] John B. Hughes,et al. Circuit architectures for high linearity monolithic continuous-time filtering , 1992 .
[12] Massimo A. Sivilotti,et al. Wiring considerations in analog VLSI systems, with application to field-programmable networks , 1992 .
[13] Misha A. Mahowald,et al. An Analog VLSI System for Stereoscopic Vision , 1994 .
[14] Kwabena Boahen,et al. Translinear circuits in subthreshold MOS , 1996 .
[15] Van Der Zwan. A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .
[16] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .
[17] Andrew M Lines,et al. Pipelined Asynchronous Circuits , 1998 .
[18] Giacomo Indiveri,et al. A reconfigurable neuromorphic VLSI multi-chip system applied to visual motion computation , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.
[19] Kwabena Boahen,et al. Point-to-point connectivity between neuromorphic chips using address events , 2000 .
[20] Yannis Tsividis,et al. High Frequency Continuous Time Filters in Digital CMOS Processes , 2000 .
[21] B. Razavi,et al. An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.
[22] Pieter Rombouts,et al. A 13.5-b 1.2-V micropower extended counting A/D converter , 2001, IEEE J. Solid State Circuits.
[23] Kwabena Boahen,et al. Competitively coupled orientation selective cellular neural networks , 2002 .
[24] E. Culurciello,et al. A biomorphic digital image sensor , 2003, IEEE J. Solid State Circuits.
[25] Bertram E. Shi,et al. An ON-OFF orientation selective address event representation image transceiver chip , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[26] Kwabena Boahen. A burst-mode word-serial address-event link-II: receiver design , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[27] J.V. Arthur,et al. Recurrently connected silicon neurons with active dendrites for one-shot learning , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).
[28] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .
[29] Gerwin Schalk,et al. A brain–computer interface using electrocorticographic signals in humans , 2004, Journal of neural engineering.
[30] E. Sanchez-Sinencio,et al. A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.
[31] Kwabena Boahen,et al. Optic nerve signals in a neuromorphic chip II: testing and results , 2004, IEEE Transactions on Biomedical Engineering.
[32] Joseph Lin. Word-serial address-event transceiver layout compiler , 2004 .
[33] Gabor C. Temes,et al. Theory and applications of incremental ΔΣ converters , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..
[34] Kwabena Boahen. A burst-mode word-serial address-event link-III: analysis and test results , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[35] Kwabena Boahen,et al. A burst-mode word-serial address-event link-I: transmitter design , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[36] Bertram E. Shi,et al. Neuromorphic implementation of orientation hypercolumns , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[37] Tom Verhoeff,et al. Delay-insensitive codes — an overview , 1988, Distributed Computing.
[38] Alain J. Martin. Compiling communicating processes into delay-insensitive VLSI circuits , 2005, Distributed Computing.
[39] Erhan Ozalevli,et al. Reconfigurable biologically inspired visual motion systems using modular neuromorphic VLSI chips , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[40] Maurits Ortmanns,et al. Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .
[41] David E. Schimmel,et al. An asynchronous architecture for modeling intersegmental neural communication , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[42] Andrew B. Schwartz,et al. Brain-Controlled Interfaces: Movement Restoration with Neural Prosthetics , 2006, Neuron.
[43] K. Boahen,et al. Programmable Connections in Neuromorphic Grids , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.
[44] G.C. Temes,et al. A low-power 22-bit incremental ADC , 2006, IEEE Journal of Solid-State Circuits.
[45] J. A. Wilson,et al. Two-dimensional movement control using electrocorticographic signals in humans , 2008, Journal of neural engineering.
[46] Zhiqing Zhang,et al. Noise–Power Optimization of Incremental Data Converters , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[47] Lars Sundström,et al. Design and Measurement of a CT � ADC With Switched-Capacitor Switched-Resistor Feedback , 2009 .
[48] Joachim Haase,et al. A low-power continuous-time incremental 2nd-order-MASH ΣΔ-modulator for a CMOS imager , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).
[49] Mohsen Mollazadeh,et al. Micropower CMOS Integrated Low-Noise Amplification, Filtering, and Digitization of Multimodal Neuropotentials , 2009, IEEE Transactions on Biomedical Circuits and Systems.