Correlation between gate length, geometry and electrostatic driven performance in ultra-scaled silicon nanowire transistors