A low-swing clock double-edge triggered flip-flop
暂无分享,去创建一个
[1] Sung-Mo Kang,et al. A low-swing clock double-edge triggered flip-flop , 2001, VLSIC 2001.
[2] F. Klass. Semi-dynamic and dynamic flip-flops with embedded logic , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[3] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[4] F. Weber,et al. Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[5] Hiroshi Kawaguchi,et al. A reduced clock-swing flip-flop (RCSFF) for 63% power reduction , 1998, IEEE J. Solid State Circuits.
[6] Young-Su Kwon,et al. A new single-clock flip-flop for half-swing clocking , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).
[7] Bai-Sun Kong,et al. Conditional-capture flip-flop technique for statistical power reduction , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[8] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[9] Satoshi Tanaka,et al. Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.
[10] Kawaguchi,et al. A Reduced Clock-swing Flip-flop (RCSFF) For 63% Clock Power Reduction , 1997, Symposium 1997 on VLSI Circuits.
[11] T. Higashi,et al. Flip-flop selection technique for power-delay trade-off [video codec] , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).