A 76-dB-DR 6.8-mW 20-MHz bandwidth CT ΔΣ ADC with a high-linearity Gm-C filter

A continuous-time ΔΣ ADC with a new high-linearity Gm-cell is presented. A loop filter employing a Gm-C filter is preferable to an active-RC filter with op-amps for low power consumption and a large phase margin. However, distortion caused by the Gm-cell degrades the ADC performance. A cascoded flipped voltage follower Gm-cell is proposed in order to address this problem. Simulation results reveal that the IIP3 of the proposed Gm-cell is 8 dB higher than that of the conventional Gm-cell. The 20-MHz bandwidth continuous-time ΔΣ ADC employing the proposed Gm-cell achieves 75.8dB DR, 72.4 dB SNDR and 49.9 fJ/conversion-step FoM with 6.8mW power consumption.

[1]  Tien-Yu Lo,et al.  1V CMOS Gm-C Filters , 2009 .

[2]  Kenichi Okada,et al.  20.3 A 64-QAM 60GHz CMOS transceiver with 4-channel bonding , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[3]  Sheng-Wen Huang,et al.  A fourth-order feedforward continuous-time delta-sigma ADC with 3MHz bandwidth , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[4]  Jin-Hua Hong,et al.  A low-power 10MHz bandwidth continuous-time ΣΔ ADC with Gm-C filter , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[5]  John G. Kauffman,et al.  A 72dB-DR ΔΣ CT modulator using digitally estimated auxiliary DAC linearization achieving 88fJ/conv in a 25MHz BW , 2012, 2012 IEEE International Solid-State Circuits Conference.

[6]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[7]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[8]  José Silva-Martínez,et al.  A 75 MHz BW 68dB DR CT-ΣΔ modulator with single amplifier biquad filter and a broadband low-power common-gate summing technique , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[9]  Zhihua Wang,et al.  A 14b continuous-time delta-sigma modulator with 2MHz signal bandwidth , 2014, 2014 IEEE International Conference on Electron Devices and Solid-State Circuits.

[10]  D.A. Johns,et al.  A time-interleaved continuous-time /spl Delta//spl Sigma/ modulator with 20-MHz signal bandwidth , 2006, IEEE Journal of Solid-State Circuits.

[11]  Ping Chen,et al.  A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  Ping Chen,et al.  A 160MHz-BW 72dB-DR 40mW continuous-time ΔΣ modulator in 16nm CMOS with analog ISI-reduction technique , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[13]  John G. Kauffman,et al.  A 72 dB DR, CT ΔΣ Modulator Using Digitally Estimated, Auxiliary DAC Linearization Achieving 88 fJ/conv-step in a 25 MHz BW , 2014, IEEE Journal of Solid-State Circuits.

[14]  Yiannos Manoli,et al.  A 5.1mW 74dB DR CT ΔΣ modulator with quantizer intrinsic ELD compensation achieving 75fJ/conv.-step in a 20MHz BW , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).