New structure for adder with improved speed, area and power

Adders are the main parts of processing circuits and play an important role in all mathematical operations like subtraction, multiplication, division, etc. Carry Look ahead Adder (CLA) is one of the fastest adder structures that is widely used in the processing circuits. In this article a new structure for adder is proposed. The results show that compared to the previous common Modified Carry Look ahead Adder (MCLA) structure, the proposed structure has very smaller on-chip area and delay and also it has lower power consumption. Using the proposed structure a 64-bit adder is designed and results are presented. The circuit is designed in TSMC 0.18μm CMOS technology with 1.8v power supply and simulated with HSPICE.

[1]  Charles R. Kime,et al.  Logic and Computer Design Fundamentals , 1997 .

[2]  Natalia A. Bystritskaya,et al.  Investigation of properties of 36-bit adders for creation of DSP blocks on FPGA , 2010, 2010 11th International Conference and Seminar on Micro/Nanotechnologies and Electron Devices.

[3]  Douglas A. Pucknell,et al.  Basic VLSI Design , 1987 .

[4]  Adnan Abdul-Aziz Gutub,et al.  Efficient Adders to Speedup Modular Multiplication for Cryptography , 2008 .

[5]  V. G. Oklobdzija,et al.  Optimization and Speed Improvement Analysis of Carry-Lookahead Adder Structure , 1990, 1990 Conference Record Twenty-Fourth Asilomar Conference on Signals, Systems and Computers, 1990..

[6]  Yu-Kumg Chen,et al.  The fastest carry lookahead adder , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[7]  Mary Jane Irwin,et al.  Area-time-power tradeoffs in parallel adders , 1996 .

[8]  V.G. Oklobdzija,et al.  Application of logical effort on delay analysis of 64-bit static carry-lookahead adder , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[9]  Robert W. Doran.  Variants of an Improved Carry Look-Ahead Adder , 1988, IEEE Trans. Computers.

[10]  Juan Zhao,et al.  An improved 32-bit carry-lookahead adder with Conditional Carry-Selection , 2009, 2009 4th International Conference on Computer Science & Education.

[11]  Stephen H. Unger,et al.  Delay-insensitive carry-lookahead adders , 1997, Proceedings Tenth International Conference on VLSI Design.

[12]  Orest J. Bedrij.  Carry-Select Adder , 1962, IRE Trans. Electron. Comput..

[13]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .