Evolutionary circuit design for fast FPGA-based classification of network application protocols

Graphical abstractDisplay Omitted The evolutionary design can produce fast and efficient implementations of digital circuits. It is shown in this paper how evolved circuits, optimized for the latency and area, can increase the throughput of a manually designed classifier of application protocols. The classifier is intended for high speed networks operating at 100Gbps. Because a very low latency is the main design constraint, the classifier is constructed as a combinational circuit in a field programmable gate array (FPGA). The classification is performed using the first packet carrying the application payload. The improvements in latency (and area) obtained by Cartesian genetic programming are validated using a professional FPGA design tool. The quality of classification is evaluated by means of real network data. All results are compared with commonly used classifiers based on regular expressions describing application protocols.

[1]  E. Stomeo,et al.  Generalized Disjunction Decomposition for Evolvable Hardware , 2006, IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics).

[2]  Hitoshi Iba,et al.  Evolving hardware with genetic learning: a first step towards building a Darwin machine , 1993 .

[3]  John W. Lockwood,et al.  Rethinking Hardware Support for Network Analysis and Intrusion Prevention , 2006, HotSec.

[4]  Marco Platzner,et al.  Classification of Electromyographic Signals: Comparing Evolvable Hardware to Conventional Classifiers , 2013, IEEE Transactions on Evolutionary Computation.

[5]  Martin Trefzer,et al.  PAnDA: A Reconfigurable Architecture that Adapts to Physical Substrate Variations , 2013, IEEE Transactions on Computers.

[6]  Oliver Spatscheck,et al.  Accurate, scalable in-network identification of p2p traffic using application signatures , 2004, WWW '04.

[7]  Marco Platzner,et al.  EvoCaches: Application-specific Adaptation of Cache Mappings , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[8]  James Won-Ki Hong,et al.  Towards automated application signature generation for traffic identification , 2008, NOMS 2008 - 2008 IEEE Network Operations and Management Symposium.

[9]  Luis Ceze,et al.  Neural Acceleration for General-Purpose Approximate Programs , 2014, IEEE Micro.

[10]  Andrew W. Moore,et al.  Internet traffic classification using bayesian analysis techniques , 2005, SIGMETRICS '05.

[11]  Julian Francis Miller.  Cartesian Genetic Programming , 2011, Cartesian Genetic Programming.

[12]  SangKyun Yun,et al.  Optimization of Regular Expression Pattern Matching Circuit Using At-Most Two-Hot Encoding on FPGA , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[13]  Jeffrey D. Ullman,et al.  The compilation of regular expressions into integrated circuits , 1980, 21st Annual Symposium on Foundations of Computer Science (sfcs 1980).

[14]  Kwong-Sak Leung,et al.  Applying Genetic Parallel Programming to Synthesize Combinational Logic Circuits , 2007, IEEE Transactions on Evolutionary Computation.

[15]  Sung-Ho Yoon,et al.  Internet Application Traffic Classification Using Fixed IP-Port , 2009, APNOMS.

[16]  William F. Punch,et al.  Analysis of Cartesian Genetic Programming’s Evolutionary Mechanisms , 2015, IEEE Transactions on Evolutionary Computation.

[17]  Stefano Giordano,et al.  Enabling open-source high speed network monitoring on NetFPGA , 2012, 2012 IEEE Network Operations and Management Symposium.

[18]  Antonio Nucci,et al.  Challenges in Network Application Identification , 2012, LEET.

[19]  Lukás Sekanina,et al.  Evolution of efficient real-time non-linear image filters for FPGAs , 2013, Soft Comput..

[20]  Michalis Faloutsos,et al.  BLINC: multilevel traffic classification in the dark , 2005, SIGCOMM '05.

[21]  A. P. Shanthi,et al.  Practical and scalable evolution of digital circuits , 2009, Appl. Soft Comput..

[22]  Lukás Sekanina,et al.  A Fast FPGA-Based Classification of Application Protocols Optimized Using Cartesian GP , 2015, EvoApplications.

[23]  Athanasios V. Vasilakos,et al.  Software Defined Monitoring of Application Protocols , 2016, IEEE Transactions on Computers.

[24]  Lukás Sekanina,et al.  Evolvable hardware , 2007, GECCO '07.

[25]  Christopher R. Clark,et al.  Scalable pattern matching for high speed networks , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[26]  Andrew W. Moore,et al.  NetFPGA SUME: Toward 100 Gbps as Research Commodity , 2014, IEEE Micro.

[27]  Stamatis Vassiliadis,et al.  Regular Expression Matching in Reconfigurable Hardware , 2008, J. Signal Process. Syst..

[28]  Viktor K. Prasanna,et al.  Fast Regular Expression Matching Using FPGAs , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[29]  Lukás Sekanina,et al.  This is an author-created accepted version of the paper: Vasicek Z., Sekanina L.: Formal Verification of Candidate Solutions for Post- Synthesis Evolutionary Optimization in Evolvable Hardware. Genetic Programming and Evolvable Machines, Spec. Issue on Evolvable Hardware , 2011 .

[30]  Ron K. Cytron,et al.  A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[31]  V. Kamakoti,et al.  Generating synthetic benchmark circuits for accelerated life testing of field programmable gate arrays using genetic algorithm and particle swarm optimization , 2015, Appl. Soft Comput..

[32]  Jan Korenek,et al.  Trade-offs and progressive adoption of FPGA acceleration in network traffic monitoring , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[33]  Christopher R. Clark,et al.  Efficient Reconfigurable Logic Circuits for Matching Complex Network Intrusion Detection Patterns , 2003, FPL.

[34]  Cheng-Hung Lin,et al.  Optimization of Pattern Matching Circuits for Regular Expression on FPGA , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[35]  Michalis Faloutsos,et al.  Is P2P dying or just hiding? [P2P traffic measurement] , 2004, IEEE Global Telecommunications Conference, 2004. GLOBECOM '04..

[36]  Renata Teixeira,et al.  Early application identification , 2006, CoNEXT '06.

[37]  Julian Francis Miller,et al.  Redundancy and computational efficiency in Cartesian genetic programming , 2006, IEEE Transactions on Evolutionary Computation.