A Framework for Automatic Assembly Program Generator (A^2PG) for Verification and Testing of Processor Cores
暂无分享,去创建一个
[1] Michael S. Hsiao,et al. Automatic design validation framework for HDL descriptions via RTL ATPG , 2003, 2003 Test Symposium.
[2] Andrew S. Tanenbaum,et al. Structured Computer Organization , 1976 .
[3] Hideo Fujiwara,et al. On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.
[4] Jacob A. Abraham,et al. Test Generation for Microprocessors , 1980, IEEE Transactions on Computers.
[5] Jacob A. Abraham,et al. Program slicing for hierarchical test generation , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[6] Sujit Dey,et al. A scalable software-based self-test methodology for programmable processors , 2003, DAC '03.
[7] Yang Guo,et al. An automatic circuit extractor for RTL verification , 2003, 2003 Test Symposium.
[8] Srivaths Ravi,et al. Test generation for non-separable RTL controller-datapath circuits using a satisfiability based approach , 2003, Proceedings 21st International Conference on Computer Design.
[9] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[10] Masahiro Fujita,et al. Automatic test pattern generation for functional RTL circuits using assignment decision diagrams , 2000, Proceedings 37th Design Automation Conference.