Improving Sustainability Through Disturbance Crosstalk Mitigation in Deeply Scaled Phase-change Memory

Phase change memory (PCM) is a popular emerging technology for next generation systems. PCM provides advantages compared to conventional memories such as DRAM and Flash including reduced static energy, density advantages over DRAM, and performance and endurance advantages over Flash. Some limitations of PCM, including high dynamic energy and limited endurance can be improved through intelligent encoding. Unfortunately, the additional density benefits achieved through technology scaling increases the proximity between cells and for technologies below 22nm, which can lead to inadvertent writing, referred to as write disturbance, both within the active wordline (i.e., row) and across neighboring wordlines (rows). Write disturbance results in significant system inefficiency to check and rewrite disturbed cells. In this paper, we develop a multi-tiered compression technique that compresses by a small amount (e.g., 40- or 56-bits of a 512-bit block) for >94% of cachelines stored into memory (e.g., during eviction) without disturbing data locality vital for optimizing PCM writes. Using this recovered space, we design a one-to-one mapping that probabilistically detects the cells likely to disturb neighboring cells. Using encoding, correction pointers, and a hybrid approach, we can reduce the instances of write disturbance. Due to using reclaimed bits for encoding, the proposed technique requires only five (5) additional auxiliary bits per 512-bit cacheline, minimizing the embodied energy (fabrication) overhead to mitigate write disturbance. Our experimental tests shows that the proposed technique successfully reduces the number of disturbed cells, which can be directly translated to the number of extra write and read operations, required for disturbance error mitigation. Specifically, our technique improves performance, endurance and write energy by 47%, 42% and 36% versus the leading approach with minimal (circa 1%) increases to embodied energy.

[1]  Sarah Boyd,et al.  Life-Cycle Assessment of Semiconductors , 2011 .

[2]  Jun Yang,et al.  Frequent Value Locality and Value-Centric Data Cache Design , 2000, ASPLOS.

[3]  Wongyu Shin,et al.  Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).

[4]  Michael J Cullen,et al.  Comparative assessment of life cycle assessment methods used for personal computers. , 2010, Environmental science & technology.

[5]  Jun Yang,et al.  SD-PCM: Constructing Reliable Super Dense Phase Change Memory under Write Disturbance , 2015, ASPLOS 2015.

[6]  Yiran Chen,et al.  Modeling STT-RAM fabrication cost and impacts in NVSim , 2016, 2016 Seventh International Green and Sustainable Computing Conference (IGSC).

[7]  Jean-Philippe Laurent,et al.  Development of parametric material, energy, and emission inventories for wafer fabrication in the semiconductor industry. , 2003, Environmental science & technology.

[8]  Alex K. Jones,et al.  Sustainable IC design and fabrication , 2017, 2017 Eighth International Green and Sustainable Computing Conference (IGSC).

[9]  David A. Wood,et al.  Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches , 2004 .

[10]  Rami G. Melhem,et al.  Enabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM , 2018, 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA).

[11]  Y.C. Chen,et al.  Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[12]  Onur Mutlu,et al.  Linearly compressed pages: A low-complexity, low-latency main memory compression framework , 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[13]  Onur Mutlu,et al.  Base-delta-immediate compression: Practical data compression for on-chip caches , 2012, 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).

[14]  Hyunjin Lee,et al.  Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[15]  Jun Yang,et al.  Mitigating Write Disturbance in Super-Dense Phase Change Memories , 2014, 2014 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks.

[16]  Fredrik Larsson,et al.  Simics: A Full System Simulation Platform , 2002, Computer.

[17]  A. Robert Calderbank,et al.  Coset coding to extend the lifetime of memory , 2013, 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA).

[18]  Jun Yang,et al.  A durable and energy efficient main memory using phase change memory technology , 2009, ISCA '09.

[19]  D. Dornfeld,et al.  Life-cycle energy demand and global warming potential of computational logic. , 2009, Environmental science & technology.

[20]  Mattan Erez,et al.  Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures , 2016, ISCA.

[21]  Jun Yang,et al.  Frequent value compression in data caches , 2000, Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33 2000.

[22]  Onur Mutlu,et al.  Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.

[23]  Kartik Mohanram,et al.  ADAM: Architecture for write disturbance mitigation in scaled phase change memory , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).