A Highly Reliable FRAM (Ferroelectric Random Access Memory)

64 Mb FRAM with 1T1C (one-transistor and one-capacitor) cell architecture has progressed greatly for a robust level of reliability. Random-single-bits appeared from package-level tests are attributed mostly to extrinsic origins (e.g. interconnection failures) rather than intrinsic ones. The extrinsic failures can be linked to two activation energies: while one is 0.27 eV originated from oxygen-vacancy movements at the top interface and grain boundary in the ferroelectric films, the other is 0.86 eV caused by imperfection in either the top-electrode contact (TEC), or the bottom-electrode contact (BEC), or both, of the cell capacitor. As a result of applying novel schemes to remove the analyzed defectives, we have the FRAM with no bit failure up to 1000 hours over both high-temperature-operating-life (HTOL) and high-temperature-storage (HTS) tests

[1]  Hee-Sung Kang,et al.  Advanced Integration Process Technology for Highly Reliable Ferroelectric Devices , 2004 .

[2]  Kinam Kim,et al.  Fully logic compatible (1.6V Vcc, 2 additional FRAM masks) highly reliable sub 10F2 embedded FRAM with advanced direct via technology and robust 100 nm thick MOCVD PZT technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[3]  Sung-Wook Kang,et al.  Robust 2-D Stack Capacitor Technologies for 64Mb 1T1C FRAM , 2006 .

[4]  S.Y. Lee,et al.  Quality assured mass productive 1.6V operational 0.18 /spl mu/m 1T1C FRAM embedded smart card with advanced integration technologies against defectives , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[5]  R. Zuleeg,et al.  Quantitative measurement of space-charge effects in lead zirconate-titanate memories , 1991 .

[6]  Kinam Kim,et al.  Effect of microgeometry on switching and transport in lead zirconate titanate capacitors: Implications for etching of nano-ferroelectrics , 2004 .

[7]  James F. Scott,et al.  Fatigue and switching in ferroelectric memories: Theory and experiment , 1990 .

[8]  S.Y. Lee,et al.  Highly reliable and mass-productive FRAM embedded smartcard using advanced integration technologies , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[9]  A. M. Glass,et al.  Principles and Applications of Ferroelectrics and Related Materials , 1977 .

[10]  S. Desu,et al.  Mechanism of Fatigue in Ferroelectric Thin Films , 1992 .

[11]  A. Tagantsev,et al.  Discrimination between bulk and interface scenarios for the suppression of the switchable polarization (fatigue) in Pb(Zr,Ti)O3 thin films capacitors with Pt electrodes , 1998 .

[12]  M. Nagata,et al.  A novel stack capacitor cell for high density FeRAM compatible with CMOS logic , 2002, Digest. International Electron Devices Meeting,.

[13]  R. D. Nasby,et al.  Electronic domain pinning in Pb(Zr,Ti)O3 thin films and its role in fatigue , 1994 .

[14]  J. Cho,et al.  Electric field dependence of ferroelectric phase transition in epitaxial SrTiO3 films on SrRuO3 and La0.5Sr0.5CoO3 , 2000 .

[15]  C. W. Chen,et al.  Schottky barrier heights of tantalum oxide, barium strontium titanate, lead titanate, and strontium bismuth tantalate , 1999 .

[16]  Yukinobu Hikosaka,et al.  Mass-productive high performance 0.5 /spl mu/m embedded FRAM technology with triple layer metal , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[17]  S.O. Park,et al.  Highly reliable 50nm-thick PZT capacitor and low voltage FRAM device using Ir/SrRuO/sub 3//MOCVD PZT capacitor technology , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[18]  C. Eom,et al.  Enhanced surface diffusion through termination conversion during epitaxial SrRuO3 growth , 2004 .

[19]  S.Y. Lee,et al.  World Smallest 0.34/spl mu/m~ COB Cell 1T1C 64Mb FRAM with New Sensing Architecture and Highly Reliable MOCVD PZT Integration Technology , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..