Power distribution topology design

We propose topology design of power distribution nets using a novel method for capturing the temporal characteristics of sink currents - the current compatibility graph. This graph carries information necessary for net area optimization. We propose a new algorithm for simultaneous topology design and wire sizing that can handle large designs. Our techniques result in significant area improvements on benchmark instances.

[1]  S. Chowdhury,et al.  Estimation of maximum currents in MOS IC logic circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Anderew S. Moulton.  Laying the Power and Ground Wires on a VLSI Chip , 1983, 20th Design Automation Conference Proceedings.

[3]  W. S. Song,et al.  Power distribution techniques for VLSI circuits , 1986 .

[4]  Reiner Kolla,et al.  A dynamic programming approach to the power supply net sizing problem , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[5]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[6]  Ernest S. Kuh,et al.  Power and ground network topology optimization for cell based VLSIs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[7]  Jason Cong,et al.  Performance-Driven Interconnect Design Based on Distributed RC Delay Model , 1993, 30th ACM/IEEE Design Automation Conference.

[8]  Ibrahim N. Hajj,et al.  Maximum current estimation in CMOS circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[9]  Balsha Robert Stanisic.  Automatic analog power distribution synthesis in rail , 1993 .

[10]  Andrew B. Kahng,et al.  Rectilinear Steiner Trees with Minimum Elmore Delay , 1994, 31st Design Automation Conference.

[11]  Melvin A. Breuer,et al.  Optimum design of IC power/ground nets subject to reliability constraints , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Gabriel Robins,et al.  Dynamically-wiresized Elmore-based routing constructions , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[13]  Malgorzata Marek-Sadowska,et al.  Algorithm for wire sizing of Power and Ground Networks in VLSI Designs , 1992, J. Circuits Syst. Comput..

[14]  K.-H. Erhard,et al.  Topology optimization techniques for power/ground networks in VLSI , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[15]  Ren-Song Tsay,et al.  An exact zero-skew clock routing algorithm , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  H.J. De Man,et al.  PRITI: Estimation of maximal currents and current derivatives in complex CMOS circuits using activities waveforms , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[17]  Karl-Heinz Erhard,et al.  Power/ground networks in VLSI: are general graphs better than trees? , 1992, Integr..