Application Mapping onto Butterfly-Fat-Tree based Network-on-Chip using Discrete Particle Swarm Optimization

paper addresses the problem of application mapping onto Butterfly-Fat-Tree (BFT) based Network-on-Chip design. It proposes a new mapping technique based on discrete Particle Swarm Optimization (PSO) to map the cores of the core graph to the routers. The basic PSO has been augmented by running multiple PSO and deterministically generating a part of the initial population for PSO. The mapping results have been compared with well-known techniques reported in the literature for a number of benchmark applications. The reported strategy produces results superior to those obtained via existing approaches within a reasonable CPU time. Keywordsmapping, Network-on-Chip, System-on-Chip, Butterfly-Fat-Tree, Discrete Particle Swarm Optimization

[1]  Ahmad Khademzadeh,et al.  Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip , 2009, IEICE Electron. Express.

[2]  Ashish Sharma,et al.  Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization , 2012, 2012 International Symposium on Electronic System Design (ISED).

[3]  Radu Marculescu,et al.  On-chip traffic modeling and synthesis for MPEG-2 video applications , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Santanu Chattopadhyay,et al.  A new application mapping algorithm for mesh based Network-on-Chip design , 2010, 2010 Annual IEEE India Conference (INDICON).

[5]  Luca Benini.  Application Specific NoC Design , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[6]  Suleyman Tosun.  New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs , 2011, J. Syst. Archit..

[7]  Chunguang Zhou,et al.  Particle swarm optimization for traveling salesman problem , 2003, Proceedings of the 2003 International Conference on Machine Learning and Cybernetics (IEEE Cat. No.03EX693).

[8]  Shashi Kumar,et al.  A two-step genetic algorithm for mapping task graphs to a network on chip architecture , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[9]  Ahmad Khademzadeh,et al.  Crinkle: A heuristic mapping algorithm for network on chip , 2009, IEICE Electron. Express.

[10]  Jian Wang,et al.  Bandwidth-Aware Application Mapping for NoC-Based MPSoCs , 2011 .

[11]  Brian W. Kernighan,et al.  An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..

[12]  Santanu Chattopadhyay,et al.  A new application mapping strategy for Mesh-of-Tree based Network-on-Chip , 2011, 2011 International Conference on Emerging Trends in Electrical and Computer Technology.

[13]  Santanu Chattopadhyay,et al.  Application Mapping onto Mesh Structured Network-on-Chip Using Particle Swarm Optimization , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[14]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[15]  Antonio Bolufé Röhler,et al.  An Analysis of Sub-swarms in Multi-swarm Systems , 2011, Australasian Conference on Artificial Intelligence.

[16]  Indranil Sengupta,et al.  An efficient routing technique for mesh-of-tree-based NoC and its performance comparison , 2012, Int. J. High Perform. Syst. Archit..

[17]  Partha Pratim Pande,et al.  High-throughput switch-based interconnect for future SoCs , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..

[18]  Krishnan Srinivasan,et al.  A technique for low energy mapping and routing in network-on-chip architectures , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[19]  Russell C. Eberhart,et al.  Parameter Selection in Particle Swarm Optimization , 1998, Evolutionary Programming.

[20]  Santanu Chattopadhyay,et al.  Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Nectarios Koziris,et al.  An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures , 2000, Proceedings 8th Euromicro Workshop on Parallel and Distributed Processing.

[22]  Riccardo Poli,et al.  Particle swarm optimization , 1995, Swarm Intelligence.

[23]  Santanu Chattopadhyay,et al.  Extending Kernighan-Lin partitioning heuristic for application mapping onto Network-on-Chip , 2014, J. Syst. Archit..

[24]  James Montgomery,et al.  Selection strategies for initial positions and initial velocities in multi-optima particle swarms , 2011, GECCO '11.

[25]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[26]  Zhao Hai,et al.  Convergence Analysis of a Dynamic Discrete PSO Algorithm , 2008, 2008 First International Conference on Intelligent Networks and Intelligent Systems.

[27]  Ahmad Khademzadeh,et al.  GBMAP： An Evolutionary Approach to Mapping Cores onto a Mesh-based NoC Architecture , 2010 .

[28]  Santanu Chattopadhyay,et al.  Thermal Uniformity-Aware Application Mapping for Network-on-Chip Design , 2014 .

[29]  An-Yeu Wu,et al.  A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[30]  Ahmad Khademzadeh,et al.  Chain-Mapping for mesh based Network-on-Chip architecture , 2009, IEICE Electron. Express.

[31]  Wu,et al.  Genetic Algorithm Based Mapping and Routing Approach for Network on Chip Architectures , 2010 .

[32]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[33]  Santanu Chattopadhyay,et al.  An Application Mapping Technique for Butterfly-Fat-Tree Network-on-Chip , 2011, 2011 Second International Conference on Emerging Applications of Information Technology.

[34]  Jinwen Li,et al.  An energy-aware heuristic constructive mapping algorithm for Network on Chip , 2009, 2009 IEEE 8th International Conference on ASIC.

[35]  Ahmad Khademzadeh,et al.  Spiral: A heuristic mapping algorithm for network on chip , 2007, IEICE Electron. Express.

[36]  K.-C. Chang,et al.  Low-power algorithm for automatic topology generation for application-specific networks on chips , 2008, IET Comput. Digit. Tech..

[37]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[38]  Ling Xiang,et al.  Energy- and Latency-Aware NoC Mapping Based on Chaos Discrete Particle Swarm Optimization , 2010, 2010 International Conference on Communications and Mobile Computing.

[39]  M.W. El-Kharashi,et al.  A Topology-based Design Methodology for Networks-on-Chip Applications , 2007, 2007 2nd International Design and Test Workshop.

[40]  Santanu Chattopadhyay,et al.  A survey on application mapping strategies for Network-on-Chip design , 2013, J. Syst. Archit..

[41]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[42]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[43]  Ahmad Khademzadeh,et al.  Elixir: A new bandwidth-constrained mapping for Networks-on-chip , 2010, IEICE Electron. Express.

[44]  Santanu Chattopadhyay,et al.  Design and evaluation of Mesh-of-Tree based Network-on-Chip using virtual channel router , 2012, Microprocess. Microsystems.

[45]  Zhigang Mao,et al.  Link-load balance aware mapping and routing for NoC , 2007 .

[46]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[47]  Kshitij Bhardwaj,et al.  Energy and bandwidth aware mapping of IPs onto regular NoC architectures using Multi-Objective Genetic Algorithms , 2009, 2009 International Symposium on System-on-Chip.

[48]  Chita R. Das,et al.  ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[49]  Luca Benini,et al.  On-Chip Communication Architectures: System on Chip Interconnect , 2008 .

[50]  S. Kundu,et al.  Interfacing Cores and Routers in Network-on-Chip Using GALS , 2007, 2007 International Symposium on Integrated Circuits.

[51]  Ahmad Khademzadeh,et al.  CGMAP: a new approach to Network-on-Chip mapping problem , 2009, IEICE Electron. Express.

[52]  N. Pohl,et al.  Power analysis and optimization of the ZUC stream cipher for LTE-Advanced mobile terminals , 2012, 2012 IEEE 3rd Latin American Symposium on Circuits and Systems (LASCAS).