Data retention under gate stress on a NVM array

Abstract This work is devoted to an original experimental method based on a classical data retention performed under a continuous gate stress. The method proposed here allows to discriminate the possible leakage paths in a non-volatile electrical memory array, but it is also the first step to the research of an equivalence between electrical stress and thermal stress. A specific array called Cell Array Structure Test (CAST) is used as a fast statistical characterization tool. The measurements are treated by a fast calculation method, allowing to extract the number of marginal cells. One of the major result of this study, apart from demonstrating the relevance of our experimental tool, lies in the demonstration and the confirmation that the charges leakage occurs mainly through tunnel oxide. This method has been applied on an EEPROM CAST – 0.09 μm technology node, but it is extendable to a lot of devices and architectures.

[1]  G. Reimbold,et al.  Experimental and theoretical investigation of nonvolatile memory data-retention , 1999 .

[2]  Ya-Chin King,et al.  Gate stress effect on low temperature data retention characteristics of split-gate flash memories , 2005, Microelectron. Reliab..

[3]  J. Brewer,et al.  Nonvolatile semiconductor memory technology : a comprehensive guide to understanding and to using NVSM devices , 1998 .

[4]  R. Bouchakour,et al.  New EEPROM concept for single bit operation , 2008 .

[5]  Kazunori Masuda,et al.  A new technique for measuring threshold voltage distribution in flash EEPROM devices , 1995, Proceedings International Conference on Microelectronic Test Structures.

[6]  Romain Laffont,et al.  A new method to quantify retention-failed cells of an EEPROM CAST , 2007, Microelectron. Reliab..

[7]  E. Gomiero,et al.  Select transistor modulated cell array structure test for EEPROM reliability , 2000, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095).

[8]  Rachid Bouchakour,et al.  EEPROM programming study-time and degradation aspects , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[9]  L. Ravazzi,et al.  Cast: An electrical stress test to monitor single bit failures in flash-EEPROM structures , 1997 .

[10]  A. Bhattacharyya,et al.  Modelling of write/erase and charge retention characteristics of floating gate EEPROM devices , 1984 .

[11]  R. Bouchakour,et al.  Very fast EEPROM erasing study , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[12]  Federico Pio,et al.  Select transistor modulated cell array structure test application in EEPROM process reliability , 2001 .

[13]  G. Micolau,et al.  An experimental method allowing quantifying and localizing failed cells of an EEPROM CAST after a retention test , 2008 .

[14]  Romain Laffont,et al.  Leakage paths identification in NVM using biased data retention , 2010, Microelectron. Reliab..

[15]  G. Micolau,et al.  An evaluation of the extrinsic cells number in a memory array using cross-correlation products and deconvolution: an instance of a microelectronics experimental inverse problem , 2011 .

[16]  R. E. Shiner,et al.  A new reliability model for post-cycling charge retention of flash memories , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[17]  Federico Pio,et al.  Cell array structure test in EEPROM reliability assessment at an early process development stage , 2000 .

[18]  T. Harp,et al.  Effects of Fowler Nordheim tunneling stress vs. Channel Hot Electron stress on data retention characteristics of floating gate non-volatile memories , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[19]  Rachid Bouchakour,et al.  Modeling charge variation during data retention of MLC Flash memories , 2009, Microelectron. Reliab..