Extending the roadmap beyond 3nm through system scaling boosters: A case study on Buried Power Rail and Backside Power Delivery

To ensure continuity in technology scaling, system level technology boosters will need to be introduced to complement Design-Technology Co-Optimization. We illustrate this evolution with the introduction of buried power rails and backside power delivery. These can provide 20% and 30% area scaling benefit respectively. Backside power delivery further improves IR drop providing up to 15% performance enhancement enabling PPAC scaling at system level.

[1]  J. Ryckaert,et al.  Stacked nanosheet fork architecture for SRAM design and device co-optimization toward 3nm , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[2]  Christopher J. Wilson,et al.  High-Aspect-Ratio Ruthenium Lines for Buried Power Rail , 2018, 2018 IEEE International Interconnect Technology Conference (IITC).

[3]  C. Auth,et al.  A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[4]  G. Bouche,et al.  The Complementary FET (CFET) for CMOS scaling beyond N3 , 2018, 2018 IEEE Symposium on VLSI Technology.

[5]  J. Wang,et al.  Cost and power/performance optimized 20nm SoC technology for advanced mobile devices , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.